- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄245685 > W25X40BLSNIG (WINBOND ELECTRONICS CORP) 4M X 1 FLASH 2.7V PROM, PDSO8 PDF資料下載
參數(shù)資料
| 型號： | W25X40BLSNIG |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | PROM |
| 英文描述： | 4M X 1 FLASH 2.7V PROM, PDSO8 |
| 封裝： | 0.150 INCH, GREEN, PLASTIC, SOIC-8 |
| 文件頁數(shù)： | 17/53頁 |
| 文件大?。?/td> | 2041K |
| 代理商： | W25X40BLSNIG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
W25X10BL/20BL/40BL
- 24 -
9.2.11
Fast Read Dual I/O (BBh)
The Fast Read Dual I/O (BBh) instruction allows for improved random access while maintaining two IO
pins, IO0 and IO1
Fast Read Dual I/O with “Continuous Read Mode”
The Fast Read Dual I/O instruction can further reduce instruction overhead through setting the
“Continuous Read Mode” bits (M7-0) after the input Address bits (A23-0), as shown in figure 12a. The
upper nibble of the (M7-4) controls the length of the next Fast Read Dual I/O instruction through the
inclusion or exclusion of the first byte instruction code. The lower nibble bits of the (M3-0) are don’t
care (“x”). However, the IO pins should be high-impedance prior to the falling edge of the first data out
clock.
. It is similar to the Fast Read Dual Output (3Bh) instruction but with the capability to
input the Address bits (A23-0) two bits per clock. This reduced instruction overhead may allow for code
execution (XIP) directly from the Dual SPI in some applications.
If the “Continuous Read Mode” bits M5-4 = (1,0), then the next Fast Read Dual I/O instruction (after
/CS is raised and then lowered) does not require the BBh instruction code, as shown in figure 12b. This
reduces the instruction sequence by eight clocks and allows the Read address to be immediately
entered after /CS is asserted low. If the “Continuous Read Mode” bits M5-4 do not equal to (1,0), the
next instruction (after /CS is raised and then lowered) requires the first byte instruction code, thus
returning to normal operation. A “Continuous Read Mode” Reset instruction can also be used to reset
(M7-0) before issuing normal instructions (See 9.2.13 for detail descriptions).
Figure 12a. Fast Read Dual I/O Instruction Sequence (Initial instruction or previous M5-4
≠ 10)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W3H128M72ER-667SBC | 128M X 72 DDR DRAM, 0.5 ns, PBGA255 |
| W3H128M72ER-667SBM | 128M X 72 DDR DRAM, 0.5 ns, PBGA255 |
| W3EG72126S262AJD3SG | 128M X 72 DDR DRAM MODULE, 0.75 ns, DMA184 |
| W3EG72126S265JD3SG | 128M X 72 DDR DRAM MODULE, 0.75 ns, DMA184 |
| W3H128M72E0533SBM | DDR DRAM, PBGA208 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W25X40BLSSIG | 制造商:WINBOND 制造商全稱:Winbond 功能描述:1M-BIT, 2M-BIT AND 4M-BIT 2.5V SERIAL FLASH MEMORY WITH 4KB SECTORS AND DUAL I/O SPI |
| W25X40BLSVIG | 制造商:WINBOND 制造商全稱:Winbond 功能描述:2.5V 4M-BIT SERIAL FLASH MEMORY WITH 4KB SECTORS AND DUAL I/O SPI |
| W25X40BLUXIG | 制造商:WINBOND 制造商全稱:Winbond 功能描述:2.5V 4M-BIT SERIAL FLASH MEMORY WITH 4KB SECTORS AND DUAL I/O SPI |
| W25X40BLZPIG | 制造商:WINBOND 制造商全稱:Winbond 功能描述:1M-BIT, 2M-BIT AND 4M-BIT 2.5V SERIAL FLASH MEMORY WITH 4KB SECTORS AND DUAL I/O SPI |
| W25X40BV | 制造商:WINBOND 制造商全稱:Winbond 功能描述:1M-BIT, 2M-BIT AND 4M-BIT SERIAL FLASH MEMORY WITH 4KB SECTORS AND DUAL I/O SPI |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。