- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄363869 > W230 (CYPRESS SEMICONDUCTOR CORP) Spread Spectrum FTG for VIA K7 Chipset(應(yīng)用于VIA K7 芯片設(shè)置的寬頻譜FTG) PDF資料下載
參數(shù)資料
| 型號(hào)： | W230 |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | XO, clock |
| 英文描述： | Spread Spectrum FTG for VIA K7 Chipset(應(yīng)用于VIA K7 芯片設(shè)置的寬頻譜FTG) |
| 中文描述： | 166 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 封裝： | 0.300 INCH, SSOP-48 |
| 文件頁(yè)數(shù)： | 1/14頁(yè) |
| 文件大?。?/td> | 171K |
| 代理商： | W230 |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
PRELIMINARY
Spread Spectrum FTG for VIA K7 Chipset
W230
Cypress Semiconductor Corporation
3901 North First Street
San Jose
CA 95134
408-943-2600
February 21, 2000, rev. **
Features
Maximized EMI Suppression using Cypress’s Spread
Spectrum technology
Single chip system frequency synthesizer for VIA K7
chipset
Two copies of CPU output
Six copies of PCI output
One 48-MHz output for USB
One 24-MHz or 48-MHz output for SIO
Two buffered reference outputs
Thirteen SDRAM outputs provide support for 3 DIMMs
Supports frequencies up to 200 MHz
I
2
C interface for programming
Power management control inputs
Available in 48-pin SSOP
Key Specifications
CPU Cycle-to-Cycle Jitter:.......................................... 250 ps
CPU to CPU Output Skew: ......................................... 175 ps
PCI to PCI Output Skew: ............................................ 500 ps
V
DDQ3
: .................................................................... 3.3V±5%
SDRAMIN to SDRAM0:12 Delay: ..........................3.7 ns typ.
I
2
C is a trademark of Phillips Corporation.
Table 1. Mode Input Table
Mode
0
1
Pin 2
CPU_STOP#
REF0
Table 2. Pin Selectable Frequency
Input Address
CPUT_CS
CPUT0
(MHz)
100.0
100.0
100.0
95.0
133.3
133.3
133.3
102.0
104.0
106.0
107.0
108.0
109.0
110.0
111.0
112.0
PCI_F,
1:5 (MHz)
33.3
33.3
33.3
31.7
33.3
33.3
33.3
34.0
34.6
35.3
35.6
36.0
36.3
36.6
37.0
37.3
Spread
Spectrum
–0.5%
±0.25%
±0.5%
OFF
–0.5%
±0.25%
±0.5%
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
FS3 FS2 FS1 FS0
1
1
1
1
1
1
1
1
1
0
1
0
1
0
1
0
0
1
0
1
0
1
0
1
0
0
0
0
0
0
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
Block Diagram
Pin Configuration
Note:
1.
Internal pull-up resistors should not be relied upon for setting I/O
pins HIGH. Pin function with parentheses determined by MODE pin
resistor strapping. Unlike other I/O pins, input FS3 has an internal
pull-down resistor.
[1]
VDDQ3
REF0/(CPU_STOP#)
REF1/FS0
PCI0/MODE
PCI1/FS1
OSC
PLL Ref Freq
PLL 1
X2
X1
VDDQ3
CStop
PCI2
PCI3
PCI4
PCI5
48MHz/FS2
VDDQ3
PLL2
÷2,3,4
PWRDWN#
VDDQ3
I
2
C
Logic
SDATA
SCLK
I/O Pin
Control
SDRAM0:12
SDRAMIN
13
CPUT0
CPUC0
÷2
CPUT_CS
VDDQ3
REF0/(CPU_STOP#)
GND
X1
X2
VDDQ3
PCI0/MODE
PCI1/FS1*
GND
PCI2
PCI3
PCI4
PCI5
VDDQ3
SDRAMIN
GND
SDRAM11
SDRAM10
VDDQ3
SDRAM9
SDRAM8
I
2
C
{
GND
SDATA
SCLK
W
REF1/FS0*
GND
CPUT_CS
GND
CPUC0
CPUT0
VDDQ3
PWRDWN#*
SDRAM12
GND
SDRAM0
SDRAM1
VDDQ3
SDRAM2
SDRAM3
GND
SDRAM4
SDRAM5
VDDQ3
SDRAM6
SDRAM7
VDDQ3
48MHz/FS2*
24_48MHz/FS3^
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W232 | Ten Output Zero Delay Buffer |
| W237 | 440BX/MX Spread Spectrum Frequency Synthesizer(440BX/MX寬頻譜頻率合成器) |
| W238 | FTG for Integrated Core Logic with 133-MHz FSB(帶133 MHz FSB的應(yīng)用于集成核心邏輯器件的頻率發(fā)生器) |
| W24010AC | 128K×8 High-Speed CMOS Static RAM(128K×8位高速CMOS靜態(tài)RAM) |
| W24010A | 128K×8 High-Speed CMOS Static RAM(128K×8位高速CMOS靜態(tài)RAM) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W230-03 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Spread Spectrum FTG for VIA K7 Chipset |
| W-2302 | 制造商:MISCELLANEOUS 功能描述: |
| W230CR3.80HR | 制造商:Calmark 功能描述: |
| W230E-1-12 | 功能描述:固態(tài)繼電器-工業(yè)安裝 PC MNT 1.5A 12V/120V RoHS:否 制造商:Crydom 控制電壓范圍:4 VDC to 32 VDC 負(fù)載電壓額定值:7 VDC to 72 VDC 負(fù)載電流額定值:160 A 觸點(diǎn)形式: 輸出設(shè)備:SSR 安裝風(fēng)格:Panel |
| W230E1-12 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。