參數(shù)資料
型號: W208D
廠商: Cypress Semiconductor Corp.
英文描述: FTG for Integrated Core Logic with 133-MHz FSB(帶133MHz FSB的應(yīng)用于集成核心邏輯器件的頻率定時發(fā)生器(FTG))
中文描述: 為集成的核心邏輯FTG與133 - MHz的前端總線(帶133MHz的前端總線的應(yīng)用于集成核心邏輯器件的頻率定時發(fā)生器(FTG))
文件頁數(shù): 1/13頁
文件大?。?/td> 158K
代理商: W208D
PRELIMINARY
FTG for Integrated Core Logic with 133-MHz FSB
W208D
Cypress Semiconductor Corporation
3901 North First Street
San Jose
CA 95134
408-943-2600
February 10, 2000, rev. **
Features
Maximized EMI suppression using Cypress’s Spread
Spectrum technology
Low jitter and tightly controlled clock skew
Highly integrated device providing clocks required for
CPU, core logic, and SDRAM
Three copies of CPU clock at 66/100 MHz
Nine copies of 100-MHz SDRAM clocks
Eight copies of PCI clock
Two copies of synchronous APIC clock
Two copies of 48-MHz clock (non-spread spectrum) op-
timized for USB reference input and video dot clock
Two copies of 66-MHz fixed clock
One copy of 14.31818-MHz reference clock
Power down control
I
2
C interface for turning off unused clocks
Key Specifications
CPU, SDRAM Outputs Cycle-to-Cycle Jitter:.............. 250 ps
APIC, 48-MHz, 3V66, PCI Outputs
Cycle-to-Cycle Jitter:................................................... 500 ps
APIC, 48-MHz, SDRAM Output Skew:........................250 ps
CPU, 3V66 Output Skew: ............................................175 ps
PCI Output Skew:........................................................500 ps
CPU to SDRAM Skew (@ 133 MHz):.........................±0.5 ns
CPU to SDRAM Skew (@ 100 MHz):.................4.5 to 5.5 ns
CPU to 3V66 Skew (@ 66 MHz): .......................7.0 to 8.0 ns
3V66 to PCI Skew (3V66 lead):..........................1.5 to 3.5 ns
PCI to APIC Skew: .....................................................±0.5 ns
I
2
C is a trademark of Phillips Corporation. Intel is a registered trademark of Intel Corporation.
Table 1. Pin Selectable Functions
SEL133
SEL1
SEL0
Function
X
0
0
Three-state
X
0
1
Test
0
1
0
66-MHz CPU
0
1
1
100-MHz CPU
1
1
0
Reserved
1
1
1
133-MHz CPU
Block Diagram
Pin Configuration
VDDQ3
VDDQ2
CPU2_ITP
PCI0_ICH
XTAL
OSC
PLL REF FREQ
PLL 1
X2
X1
REF/SEL133
PCI1:7
USB
DOT
PLL2
VDDQ3
I
2
C
Logic
SDATA
SCLK
3V66_0:1
CPU0:1
SEL0:1
APIC0:1
Divider,
Delay,
and
Phase
Control
Logic
7
2
VDDQ3
2
2
DCLK
SDRAM0:7
8
PWRDWN#
REF/SEL133*
VDDQ3
X1
X2
GND
GND
3V66_0
3V66_1
VDDQ3
VDDQ3
PCI0_ICH
PCI1
PCI2
GND
PCI3
PCI4
GND
PCI5
PCI6
PCI7
VDDQ3
VDDQ3
GND
GND
USB
DOT
VDDQ3
SEL0
W
GND
APIC0
APIC1
VDDQ2
CPU0
VDDQ2
CPU1
CPU2_ITP
GND
GND
SDRAM0
SDRAM1
VDDQ3
SDRAM2
SDRAM3
GND
SDRAM4
SDRAM5
VDDQ3
SDRAM6
SDRAM7
GND
DCLK
VDDQ3
PWRDWN#
SCLK
SDATA
SEL1
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
Note:
1.
Internal pull-down resistors present on input marked with *.
Design should not solely rely on internal pull-down resister to
set I/O pin LOW.
[1]
相關(guān)PDF資料
PDF描述
W209C Frequency Generator for Integrated Core Logic with 133-MHz FSB
W209CH Frequency Generator for Integrated Core Logic with 133-MHz FSB
W20NK70Z N-CHANNEL 700V - 0.25W - 20A TO-247 Zener-Protected SuperMESH TM Power MOSFET
W20NM60FD N-CHANNEL 600V - 0.26ohm - 20A TO-220-TO-220FP-TO-247 FDmesh POWER MOSFET (with FAST DIODE)
W2102 A Major Advance in RTD Technology
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W208E31A 制造商:OMRON INDUSTRIAL AUTOMATION 功能描述:C200H-FZ001 Fuzzy Logic Op.Man DX CODE ZA
W2-08-LFR 制造商:FRONTIER 制造商全稱:Frontier Electronics. 功能描述:2A SILICON SINGLE-PHASE BRIDGE RECTIFIERS
W209001FA 制造商:IRCTT 制造商全稱:IRC - a TT electronics Company. 功能描述:Vitreous Enamelled Wirewound Resistors
W209001FB 制造商:IRCTT 制造商全稱:IRC - a TT electronics Company. 功能描述:Vitreous Enamelled Wirewound Resistors
W209001FR 制造商:IRCTT 制造商全稱:IRC - a TT electronics Company. 功能描述:Vitreous Enamelled Wirewound Resistors