- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄363869 > W209CH (CYPRESS SEMICONDUCTOR CORP) Frequency Generator for Integrated Core Logic with 133-MHz FSB PDF資料下載
參數(shù)資料
| 型號： | W209CH |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | XO, clock |
| 英文描述： | Frequency Generator for Integrated Core Logic with 133-MHz FSB |
| 中文描述： | 166 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 封裝： | 0.300 INCH, SSOP-48 |
| 文件頁數(shù)： | 1/16頁 |
| 文件大?。?/td> | 172K |
| 代理商： | W209CH |
PRELIMINARY
Frequency Generator for Integrated Core Logic
with 133-MHz FSB
W209C
Cypress Semiconductor Corporation
Document #: 38-07171 Rev. *A
3901 North First Street
San Jose
CA 95134
Revised December 15, 2002
408-943-2600
Features
Maximized EMI suppression using Cypress’s Spread
Spectrum technology
Low jitter and tightly controlled clock skew
Highly integrated device providing clocks required for
CPU, core logic, and SDRAM
Two copies of CPU clock
Nine copies of SDRAM clock
Eight copies of PCI clock
One copy of synchronous APIC clock
Two copies of 66-MHz outputs
Two copies of 48-MHz outputs
One copy of selectable 24- or 48-MHz clock
One copy of double strength 14.31818-MHz reference
clock
Power-down control
SMBus interface for turning off unused clocks
Key Specifications
CPU, SDRAM Outputs Cycle-to-Cycle Jitter: ............. 250 ps
APIC, 48-MHz, 3V66, PCI Outputs
Cycle-to-Cycle Jitter:................................................... 500 ps
CPU, 3V66 Output Skew: ........................................... 175 ps
SDRAM, APIC, 48-MHz Output Skew: ....................... 250 ps
PCI Output Skew: ....................................................... 500 ps
CPU to SDRAM Skew (@ 133 MHz) .......................
± 0.5 ns
CPU to SDRAM Skew (@ 100 MHz)................. 4.5 to 5.5 ns
CPU to 3V66 Skew (@ 66 MHz)........................ 7.0 to 8.0 ns
3V66 to PCI Skew (3V66 lead).......................... 1.5 to 3.5 ns
PCI to APIC Skew..................................................... ± 0.5 ns
Table 1. Frequency Selections
FS4 FS3 FS2 FS1 FS0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
1
0
0
1
0
0
0
1
0
0
0
1
1
0
0
1
1
0
1
0
0
0
1
0
0
0
1
0
1
0
1
0
1
0
1
1
0
0
1
1
0
0
1
1
1
0
1
1
1
1
0
0
0
1
0
0
0
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
1
1
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
1
1
0
1
1
1
1
0
1
1
1
0
1
1
1
1
1
1
1
1
CPU
75.3
95.0
129.0
150.0
150.0
110.0
140.0
144.0
68.3
105.0
138.0
140.0
66.8
100.2
133.6
133.6
157.3
160.0
146.6
122.0
127.0
122.0
117.0
114.0
80.0
78.0
166.0
160.0
66.6
100.0
133.3
133.3
SDRAM
113.0
95.0
129.0
113.0
150.0
110.0
140.0
108.0
102.5
105.0
138.0
105.0
100.2
100.2
133.6
100.2
118.0
120.0
110.0
91.5
127.0
122.0
117.0
114.0
120.0
117.0
166.0
160.0
100.0
100.0
133.3
100.0
3V66
75.3
63.3
86.0
75.3
100.0
73.0
93.3
72.0
68.3
70.0
92.0
70.0
66.8
66.8
89.1
66.8
78.6
80.0
73.3
61.0
84.6
81.3
78.0
76.0
80.0
78.0
55.3
53.3
66.6
66.6
88.9
66.6
PCI
37.6
31.6
43.0
37.6
50.0
36.6
46.7
36.0
34.1
35.0
46.0
35.0
33.4
33.4
44.4
33.4
39.3
40.0
36.6
30.5
42.3
40.6
39.0
38.0
40.0
39.0
27.6
26.7
33.3
33.3
44.4
33.3
APIC
18.8
15.8
21.5
18.8
25.0
18.3
23.3
18.0
17.0
17.5
23.0
17.5
16.7
16.7
22.2
16.7
19.6
20.0
18.3
15.2
21.1
20.3
19.5
19.0
20.0
19.5
13.8
13.3
16.6
16.6
22.2
16.6
SS
OFF
–
0.6%
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
±0.45%
±0.45%
±0.45%
±0.45%
OFF
OFF
OFF
–
0.6%
OFF
–
0.6%
OFF
OFF
OFF
OFF
OFF
OFF
–
0.6%
–
0.6%
–
0.6%
–
0.6%
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Block Diagram
Pin Configuration
Note:
1.
Internal pull-down or pull-up resistors present on inputs marked with
* or ^ respectively. Design should not rely solely on internal pull-up
or pull-down resistor to set I/O pins HIGH or LOW respectively.
[1]
REFVDDQ3
X1
GND
VDDQ3
3V66_0
3GND
FS0*/PCI0
FS1*/PCI1
FS2*/PCI2
GND
PCI4
VPCI5
PCI6
GND
48MHz_0
FS4*/48MHz_1
SI0/24_4VDDQ3
W
VDDQ2
APIC
VDDQ2
CPU1
GND
VDDQ3
SDRAM0
GND
SDRAM3
SDRAM4
SDRAM5
VDDQ3
SDRAM6
DCLK
PWRDWN#
^
SCLK
VDDQ3
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
VDDQ3
VDDQ2
FS2*/PCI2
OSC
PLL REF FREQ
PLL 1
X2
X1
REF2X/FS3*
PCI3:7
FS4*/48MHz_1
SI0/24_48#MHz*
PLL2
VDDQ3
SMBus
Logic
SCLK
3V66_0:1
FS0*/PCI0
CPU0:1
APIC
Divider,
Delay,
and
Phase
Control
Logic
2
VDDQ3
2
SDRAM0:7
DCLK
8
PWRDWN#
/2
(FS0:4*)
5
48MHz_0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W20NK70Z | N-CHANNEL 700V - 0.25W - 20A TO-247 Zener-Protected SuperMESH TM Power MOSFET |
| W20NM60FD | N-CHANNEL 600V - 0.26ohm - 20A TO-220-TO-220FP-TO-247 FDmesh POWER MOSFET (with FAST DIODE) |
| W2102 | A Major Advance in RTD Technology |
| W2103 | A Major Advance in RTD Technology |
| W2112 | A Major Advance in RTD Technology |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W209E11A | 制造商:OMRON INDUSTRIAL AUTOMATION 功能描述:C500-FZ001 Fuzzy Logic Ops.Man DX CODE ZA |
| W20NK70Z | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:N-CHANNEL 700V - 0.25W - 20A TO-247 Zener-Protected SuperMESH TM Power MOSFET |
| W20NM60FD | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:N-CHANNEL 600V - 0.26ohm - 20A TO-220-TO-220FP-TO-247 FDmesh POWER MOSFET (with FAST DIODE) |
| W20W | 制造商:Apex Tool Group 功能描述:10 1/4 IN. FORGED STEEL,THICKER BLADES FOR UPHOLSTERY,CARPET, DRAPERY, & FABRIC |
| W21 | 制造商:WELWYN 制造商全稱:Welwyn Components Limited 功能描述:Vitreous Enamelled Wirewound Resistors |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。