TA
參數(shù)資料
型號: W158HT
廠商: Silicon Laboratories Inc
文件頁數(shù): 2/12頁
文件大?。?/td> 0K
描述: IC CLOCK CK98 SSCG CK98 56SSOP
標(biāo)準(zhǔn)包裝: 1,000
類型: *
PLL: 帶旁路
輸入: 晶體
輸出: 時(shí)鐘
電路數(shù): 1
比率 - 輸入:輸出: 1:24
差分 - 輸入:輸出: 無/無
頻率 - 最大: 133MHz
除法器/乘法器: 是/無
電源電壓: 2.375 V ~ 3.465 V
工作溫度: 0°C ~ 70°C
安裝類型: *
封裝/外殼: *
供應(yīng)商設(shè)備封裝: *
包裝: *
W158
... Document #: 38-07164 Rev. *A Page Page 10 of 12 of 12
2.5V AC Electrical Characteristics
TA = 0°C to +70°C, VDDQ3 = 3.3V±5%, VDDQ2= 2.5V±5%
fXTL = 14.31818 MHz
Spread Spectrum function turned off
AC clock parameters are tested and guaranteed over stated operating conditions using the stated lump capacitive load at the
clock output.[38]
Note:
38. Period, Jitter, offset, and skew measured on rising edge at 1.25V.
CPU Clock Outputs, CPU0:3 (Lump Capacitance Test Load = 20 pF)
Parameter
Description
Test Condition/Comments
CPU = 133 MHz
CPU = 100 MHz
Unit
Min.
Typ.
Max.
Min.
Typ.
Max.
tP
Period
Measured on rising edge at 1.25V
7.5
7.65
10
10.2
ns
tH
High Time
Duration of clock cycle above 2.0V
1.87
3.0
ns
tL
Low Time
Duration of clock cycle below 0.4V
1.67
2.8
ns
tR
Output Rise Edge Rate Measured from 0.4V to 2.0V
1
4
1
4
V/ns
tF
Output Fall Edge Rate
Measured from 2.0V to 0.4V
1
4
1
4
V/ns
tD
Duty Cycle
Measured on rising and falling edge at
1.25V
45
55
45
55
%
tJC
Jitter, Cycle-to-Cycle
Measured on rising edge at 1.25V.
Maximum difference of cycle time
between two adjacent cycles.
150
ps
tSK
Output Skew
Measured on rising edge at 1.25V
175
ps
fST
Frequency Stabili-
zation from Power-up
(cold start)
Assumes full supply voltage reached
within 1 ms from power-up. Short cycles
exist prior to frequency stabilization.
33
ms
Zo
AC Output Impedance
Average value during switching
transition. Used for determining series
termination value.
20
CPUdiv2 Clock Outputs, CPUdiv2_0:1 (Lump Capacitance Test Load = 20 pF)
Parameter
Description
Test Condition/Comments
CPU = 133 MHz
CPU = 100 MHz
Unit
Min.
Typ.
Max.
Min.
Typ.
Max.
tP
Period
Measured on rising edge at 1.25V
15
15.3
20
20.4
ns
tH
High Time
Duration of clock cycle above 2.0V
5.25
7.5
ns
tL
Low Time
Duration of clock cycle below 0.4V
5.05
7.3
ns
tR
Output Rise Edge Rate Measured from 0.4V to 2.0V
1
4
1
4
V/ns
tF
Output Fall Edge Rate
Measured from 2.0V to 0.4V
1
4
1
4
V/ns
tD
Duty Cycle
Measured on rising and falling edge at
1.25V
45
55
45
55
%
tJC
Jitter, Cycle-to-Cycle
Measured on rising edge at 1.25V.
Maximum difference of cycle time
between two adjacent cycles.
250
ps
tSK
Output Skew
Measured on rising edge at 1.25V
175
ps
fST
Frequency Stabili-
zation from Power-up
(cold start)
Assumes full supply voltage reached
within 1 ms from power-up. Short cycles
exist prior to frequency stabilization.
33
ms
Zo
AC Output Impedance
Average value during switching
transition. Used for determining series
termination value.
20
相關(guān)PDF資料
PDF描述
VE-23K-MW-F2 CONVERTER MOD DC/DC 40V 100W
MS3127E16-8P CONN RCPT 8POS BOX MNT W/PINS
VE-23L-MW-F2 CONVERTER MOD DC/DC 28V 100W
VE-J7J-MZ-F1 CONVERTER MOD DC/DC 36V 25W
D38999/24MC4SE CONN RCPT 4POS JAM NUT W/SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W158HVX1 制造商:Magnecraft 功能描述:3-5 Days
W158HVX-1 制造商:Struthers-Dunn 功能描述:Relay;E-Mech;High Voltage;SPDT;Cur-Rtg 200mA;Ctrl-V 24DC;Vol-Rtg 5000DC 制造商:Struthers-Dunn 功能描述:MERCURY DISP RELAY SPDT 24VDC 1A 制造商:Struthers-Dunn 功能描述:MERCURY DISP RELAY, SPDT, 24VDC, 1A; Coil Voltage VDC Nom:24V; Contact Current Max:1A; Contact Voltage DC Max:5kV; Coil Resistance:120ohm; Contact Configuration:SPDT; Breakover Voltage Min:7.5kV; Relay Mounting:Bracket; Depth:57.9mm ;RoHS Compliant: No 制造商:Magnecraft 功能描述:Electromechanical Relay SPST-NO-DM/SPST-NC-DB 1A 24VDC 120Ohm Bracket Mount
W159 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Spread Spectrum System FTG for SMP Systems
W159B 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:Spread Spectrum System FTG for SMP Systems
W159BH 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CPU SYSTEM CLOCK GENERATOR|CMOS|SSOP|56PIN|PLASTIC