- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2119 > W158H (Silicon Laboratories Inc)IC CLOCK CK98 SSCG CK98 56SSOP PDF資料下載
參數(shù)資料
| 型號： | W158H |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 8/12頁 |
| 文件大小： | 0K |
| 描述： | IC CLOCK CK98 SSCG CK98 56SSOP |
| 標(biāo)準(zhǔn)包裝： | 26 |
| 類型： | * |
| PLL： | 帶旁路 |
| 輸入： | 晶體 |
| 輸出： | 時鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:24 |
| 差分 - 輸入:輸出： | 無/無 |
| 頻率 - 最大： | 133MHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 2.375 V ~ 3.465 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | * |
| 封裝/外殼： | * |
| 供應(yīng)商設(shè)備封裝： | * |
| 包裝： | * |
W158
..... Document #: 38-07164 Rev. *A Page Page 5 of 12 of 12
Table 5. Clock Enable Configuration[9, 10, 11, 12, 13, 14]
CPU_STOP# PWRDWN# PCI_STOP#
CPU
CPUdiv2
IOAPIC
3V66
PCI
PCI_F
REF,
48MHz
OSC.
VCOs
X
0
X
LOW
OFF
0
1
0
LOW
ON
LOW
ON
0
1
LOW
ON
LOW
ON
1
0
ON
LOW
ON
1
ON
ONON
ON
ONONON
Table 6. Power Management State Transition[15, 16]
Signal
Signal State
Latency
No. of rising edges of PCI Clock
CPU_STOP#
0 (disabled)
1
1 (enabled)
1
PCI_STOP#
0 (disabled)
1
1 (enabled)
1
PWRDWN#
1 (normal operation)
3 ms
0 (power down)
2 max.
Timing Diagrams
CPU_STOP# Timing Diagram[17, 18, 19, 20, 21, 22]
Notes:
9. LOW means outputs held static LOW as per latency requirement below.
10. ON means active.
11. PWRDWN# pulled LOW, impacts all outputs including REF and 48-MHz outputs.
12. All 3V66 as well as all CPU clocks stop cleanly when CPU_STOP# is pulled LOW.
13. CPUdiv2, IOAPIC, REF, 48MHz signals are not controlled by the CPU_STOP# functionality and are enabled in all conditions except PWRDWN#=LOW.
14. An “x” indicates a “don’t care” condition.
15. Clock on/off latency is defined in the number of rising edges of the free-running PCI clock between when the clock disable goes LOW/HIGH to when the first valid
clock comes out of the device.
16. Power up latency is from when PWRDWN# goes inactive (HIGH) to when the first valid clocks are driven from the device.
17. All internal timing is referenced to the CPU clock.
18. The internal label means inside the chip and is a reference only. This, in fact, may not be the way that the control is designed.
19. CPU_STOP# signal is an input signal that must be made synchronous to free-running PCI_F.
20. 3V66 clocks also stop/start before.
21. PWRDWN# and PCI_STOP# are shown in a HIGH state.
22. Diagrams shown with respect to 133 MHz. Similar operation when CPU clock is 100 MHz.
CPU
PCI
CPU_STOP#
PCI_STOP#
PWRDWN#
3V66
(internal)
HI
CPU
(external)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W320-04H | IC CLK/DRVR CPUOUT 200MHZ 56SSOP |
| W681511S | IC VOICEBAND CODEC 5V 1CH 20SOP |
| X98014L128-3.3-Z | IC VIDEO DIGITIZER TRPL 128MQFP |
| X98017L128-3.3-Z | IC VIDEO DIGITIZER TRPL 128MQFP |
| X98021L128-3.3-Z | IC TRPL VID DIGITIZER 128MQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W158HT | 功能描述:時鐘合成器/抖動清除器 IntelR CK98 Sprd Spectrum Sys Clk Srv RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| W158HVX1 | 制造商:Magnecraft 功能描述:3-5 Days |
| W158HVX-1 | 制造商:Struthers-Dunn 功能描述:Relay;E-Mech;High Voltage;SPDT;Cur-Rtg 200mA;Ctrl-V 24DC;Vol-Rtg 5000DC 制造商:Struthers-Dunn 功能描述:MERCURY DISP RELAY SPDT 24VDC 1A 制造商:Struthers-Dunn 功能描述:MERCURY DISP RELAY, SPDT, 24VDC, 1A; Coil Voltage VDC Nom:24V; Contact Current Max:1A; Contact Voltage DC Max:5kV; Coil Resistance:120ohm; Contact Configuration:SPDT; Breakover Voltage Min:7.5kV; Relay Mounting:Bracket; Depth:57.9mm ;RoHS Compliant: No 制造商:Magnecraft 功能描述:Electromechanical Relay SPST-NO-DM/SPST-NC-DB 1A 24VDC 120Ohm Bracket Mount |
| W159 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Spread Spectrum System FTG for SMP Systems |
| W159B | 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:Spread Spectrum System FTG for SMP Systems |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。