- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359421 > VS1001K (Electronic Theatre Controls, Inc.) MPEG AUDIO CODEC PDF資料下載
參數(shù)資料
| 型號： | VS1001K |
| 廠商： | Electronic Theatre Controls, Inc. |
| 元件分類： | Codec |
| 英文描述： | MPEG AUDIO CODEC |
| 中文描述： | MPEG音頻編解碼器 |
| 文件頁數(shù)： | 33/39頁 |
| 文件大?。?/td> | 415K |
| 代理商： | VS1001K |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當前第33頁第34頁第35頁第36頁第37頁第38頁第39頁
VLSI
Solution
y
DATASHEET
VS1001
K
9. WRITING SOFTWARE
0000
0097
0000
0097
Stack
Stack
Instruction (32bit)
Y (16bit)
X (16bit)
4000
4020
43FF
8000
8020
83FF
4000
4020
43FF
8000
8020
83FF
User
Space
System Vectors
Instruction
Shadow
Memory
MSBs
Instruction
Shadow
Memory
LSBs
Hardware
Registers
User
Instruction
Space
0780
07FF
1380
13FF
0780
07FF
1380
13FF
User
Space
Figure 12: User’s Memory Map.
9.4.3
DAC Registers, 0x4200
DAC data should be written at each audio interrupt to DAC LEFT (0x4200) and DAC RIGHT (0x4201)
as signed values. INT FCTLL (0x4202) is not a user-serviceable register.
9.4.4
Interrupt Registers, 0x4300
INT ENABLE (0x4300) controls the interrupts. Bit 0 switches the DAC interrupt on (1) and off (0), bit 1
controls the SCI interrupt, and bit 2 controls the DATA interrupt. It may take upto 6 clock cycles before
changing this register has any effect.
By writing any value to INT GLOB DIS (0x4301) adds one to the interrupt counter and effectively
disables all interrupts. It may take upto 6 clock cycles before writing this register has any effect.
Writing any value to INT GLOB ENA (0x4302) subtracts one from the interrupt counter. If the interrupt
counter becomes zero, interrupts selected with INT ENABLE are restored. An interrupt routine should
always write to this register as the last thing it does, because interrupts automatically add one to the
interrupt counter, but subtracting it back to its initial value is on the responsibility of the user. It may take
upto 6 clock cycles before writing this register has any effect.
By reading INT COUNTER (0x4303) the user may check if the interrupt counter is correct or not. If the
register is not 0, interrupts are disabled. This register may not be written to.
Version 4.11,
2003-09-18
33
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VS1003 | MP3 / WMA AUDIO CODEC |
| VS100 | Interface IC |
| VS100AE | CAMERA MONOCHROME |
| VS1024 | AREA CCD IMAGE ARRAY |
| VS10P05 | Direct ProTek Replacement:VS10P05 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| VS1002D | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MP3 AUDIO CODEC |
| VS1003 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MP3 / WMA AUDIO CODEC |
| VS1003-BB | 制造商:Distributed By MCM 功能描述:VS1003 MP3/WMA BREAKOUT BOARD |
| VS1003B-L | 制造商:CONSONANCE 制造商全稱:CONSONANCE 功能描述:芬蘭VLSI廠家生產(chǎn)的音頻編解碼芯片 |
| VS100-48 | 制造商:TDK-Lambda Corporation 功能描述:105.6W AC To DC Switching Power Supply - 85-132V/110-175V in - 48V 2.2A out |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。