- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359421 > VS1001 (Electronic Theatre Controls, Inc.) MPEG AUDIO CODEC PDF資料下載
參數(shù)資料
| 型號： | VS1001 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 元件分類： | Codec |
| 英文描述： | MPEG AUDIO CODEC |
| 中文描述： | MPEG音頻編解碼器 |
| 文件頁數(shù)： | 16/39頁 |
| 文件大小： | 415K |
| 代理商： | VS1001 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
VLSI
Solution
y
DATASHEET
VS1001
K
6. SPI BUSES
6
SPI Buses
6.1
General
The SPI Bus - that was originally used in some Motorola devices - has been used for both VS1001k’s
Serial Data Interface SDI (Chapters 6.3 and 7.3) and Serial Control Interface SCI (Chapters 6.4 and 7.4).
6.2
SPI Bus Pin Descriptions
SDI Pin
-
SCI Pin
XCS
Description
Active low chip select input. A high level forces the serial interface into
standby mode, ending the current operation. A high level also forces serial
output (SO) to high impedance state. There is no chip select for SDI, which
is always active.
Serial clock input. The serial clock is also used internally as the master
clock for the register interface.
SCK can be gated or continuous. In either case, the first rising clock edge
after XCS has gone low marks the first bit to be written (clock 0 in the
following figures).
Serial input. SI is sampled on the rising SCK edge, if XCS is low.
Serial output. In reads, data is shifted out on the falling SCK edge.
In writes SO is at a high impedance state.
DCLK
SCK
SDATA
-
SI
SO
6.3
Serial Protocol for Serial Data Interface (SDI)
The serial data interface can operate in either master or slave mode. In master mode, VS1001k generates
the DCLK signal, which can be selected to be either 512 or 1024 kHz. In slave mode, the DCLK signal
is generated by an external circuit.
The data (SDATA signal) can be clocked in at either the rising or falling edge of the DCLK. (Chapter 7.5).
The VS1001k chip assumes its input to be byte-sychronized. I.e. the internal operation of the decoder
does not search for byte synchronization of the frames from the data stream, but instead assumes the
data to be correctly byte-aligned. The bytes can be transmitted either MSB or LSB first, depending of
contents of SCI register MODE (Chapter 7.5).
BSYNC
SDATA
DCLK
D7
D6
D5
D4
D3
D2
D1
D0
Figure 6: BSYNC Signal.
To ensure correct byte-alignment of the input bitstream, the serial data interface has a BSYNC signal.
Version 4.11,
2003-09-18
16
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VS1001K | MPEG AUDIO CODEC |
| VS1003 | MP3 / WMA AUDIO CODEC |
| VS100 | Interface IC |
| VS100AE | CAMERA MONOCHROME |
| VS1024 | AREA CCD IMAGE ARRAY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| VS1001K | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MPEG AUDIO CODEC |
| VS1002D | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MP3 AUDIO CODEC |
| VS1003 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MP3 / WMA AUDIO CODEC |
| VS1003-BB | 制造商:Distributed By MCM 功能描述:VS1003 MP3/WMA BREAKOUT BOARD |
| VS1003B-L | 制造商:CONSONANCE 制造商全稱:CONSONANCE 功能描述:芬蘭VLSI廠家生產(chǎn)的音頻編解碼芯片 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。