![](http://datasheet.mmic.net.cn/Renesas-Electronics-America/UPD78F9418AGC-8BT-A_datasheet_99866/UPD78F9418AGC-8BT-A_12.png)
10
User’s Manual U13952EJ3V1UD
CONTENTS
CHAPTER 1 GENERAL...........................................................................................................................23
1.1 Features.........................................................................................................................................23
1.2 Applications ..................................................................................................................................23
1.3 Ordering Information....................................................................................................................24
1.4 Pin Configuration (Top View) ......................................................................................................25
1.5 78K/0S Series Lineup ...................................................................................................................27
1.6 Block Diagram...............................................................................................................................30
1.7 Overview of Functions .................................................................................................................31
CHAPTER 2 PIN FUNCTIONS ...............................................................................................................33
2.1 List of Pin Functions ....................................................................................................................33
2.2 Description of Pin Functions.......................................................................................................36
2.2.1 P00 to P03 (Port 0)............................................................................................................................ 36
2.2.2 P20 to P27 (Port 2)............................................................................................................................ 36
2.2.3 P40 to P47 (Port 4)............................................................................................................................ 37
2.2.4 P50 to P53 (Port 5)............................................................................................................................ 37
2.2.5 P60 to P66 (Port 6)............................................................................................................................ 37
2.2.6 P80 to P87 (Port 8)............................................................................................................................ 38
2.2.7 P90 to P93 (Port 9)............................................................................................................................ 38
2.2.8 S0 to S15 .......................................................................................................................................... 38
2.2.9 COM0 to COM3 ................................................................................................................................ 38
2.2.10 VLC0 to VLC2 ..................................................................................................................................... 38
2.2.11 BIAS ................................................................................................................................................ 38
2.2.12 AVREF .............................................................................................................................................. 38
2.2.13 AVDD ............................................................................................................................................... 38
2.2.14 AVSS ............................................................................................................................................... 39
2.2.15 RESET ............................................................................................................................................ 39
2.2.16 X1, X2 ............................................................................................................................................. 39
2.2.17 XT1, XT2 ......................................................................................................................................... 39
2.2.18 VDD0, VDD1 ....................................................................................................................................... 39
2.2.19 VSS0, VSS1 ....................................................................................................................................... 39
2.2.20 VPP (
PD78F9418A only) ................................................................................................................39
2.2.21 IC (mask ROM version only) ........................................................................................................... 40
2.3 Pin I/O Circuits and Recommended Connection of Unused Pins ...........................................41
CHAPTER 3 CPU ARCHITECTURE ......................................................................................................44
3.1 Memory Space ..............................................................................................................................44
3.1.1 Internal program memory space........................................................................................................ 48
3.1.2 Internal data memory space .............................................................................................................. 49
3.1.3 Special function register (SFR) area ................................................................................................. 49
3.1.4 Data memory addressing .................................................................................................................. 50
3.2 Processor Registers.....................................................................................................................54
3.2.1 Control registers ................................................................................................................................ 54