參數(shù)資料
型號(hào): UPD72852GB-8EU
廠商: NEC Corp.
英文描述: MOS INTEGRATED CIRCUIT
中文描述: 馬鞍山集成電路
文件頁(yè)數(shù): 14/48頁(yè)
文件大?。?/td> 249K
代理商: UPD72852GB-8EU
Data Sheet S14920EJ3V0DS
14
μ
PD72852
3. INTERNAL FUNCTION
3.1 Link Interface
3.1.1 Connection Method
Figure 3-1. PHY/Link Connection Method
Link
PHY
μ
PD72852
D0-D7
CTL0,CTL1
DIRECT
LPS
LKON
SCLK
LREQ
Note
Note
Clamping to V
DD
provides direct connection to Link.
Clamping to GND connects through isolation barrier to Link.
The isolation barrier connection circuit is described in
3.1.7 Isolation Barrier.
3.1.2 LPS (Link Power Status)
LPS is a function to monitor the On/Off status of the Link power supply. After 1.2
μ
sec or more, LPS is Low, the
PHY/Link is reset and D and CTL are output Low (when the isolation barrier is Hi-Z). After 2.5
μ
sec or more, LPS is
Low, moreover, the PHY stops the supply of SCLK and SCLK outputs Low (when the isolation barrier is Hi-Z).
3.1.3 LREQ, CTL0, CTL1 and D0-D7 Pins
LREQ
: Indicates that a request is received from Link.
CTL0, CTL1 : Bi-directional pin which controls the functions between the PHY/Link interface.
D0-D7
: Bi-directional pin which controls the data Transfer/Receive status signal, and the speed code
Transfer/Receive status signal.
3.1.4 SCLK
49.152 MHz clock supplied by PHY for the PHY/Link interface synchronization.
相關(guān)PDF資料
PDF描述
UPD72870F1 IEEE1394 1-CHIP OHCI HOST CONTROLLER
UPD72870FA2 IEEE1394 1-CHIP OHCI HOST CONTROLLER
UPD72871F1 IEEE1394 1-CHIP OHCI HOST CONTROLLER
UPD72871FA2 IEEE1394 1-CHIP OHCI HOST CONTROLLER
UPD72873 MOS INTEGRATED CIRCUIT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD74HC04C 制造商:Panasonic Industrial Company 功能描述:IC
UPD750068GT-396 制造商:Renesas Electronics Corporation 功能描述:
UPD7507C189 制造商:Panasonic Industrial Company 功能描述:IC
UPD7508CU265 制造商:Panasonic Industrial Company 功能描述:IC
UPD75208 制造商:Panasonic Industrial Company 功能描述:IC