- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384043 > UPD485505 (NEC Corp.) LINE BUFFER 5K-WORD BY 8-BIT PDF資料下載
參數(shù)資料
| 型號(hào)： | UPD485505 |
| 廠商： | NEC Corp. |
| 英文描述： | LINE BUFFER 5K-WORD BY 8-BIT |
| 中文描述： | 行緩沖區(qū)5K - Word的8位 |
| 文件頁(yè)數(shù)： | 6/20頁(yè) |
| 文件大?。?/td> | 174K |
| 代理商： | UPD485505 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
μ
PD485505
6
Data Sheet M10059EJ7V0DS00
Operation-related Restriction
Following restriction exists to read data written in a write cycle.
Read the written data after an elapse of 1/2 write cycle + t
WAR
since the write cycle ends (see
Figure 2.1
).
If t
WAR
is not satisfied, the output data may undefined.
Figure 2.1 Delay Bits Restriction Timing Chart
Remark
This timing chart describes only the delay bits restriction, and does not defines the WE, RE, RSTW, RSTR
signals.
0
1
2
3
0
1
2
0
1
2
3
0
1
2
3
WCK
RCK
D
IN
D
OUT
1/2 write cycle
t
WAR
t
AC
High
impedance
High impedance
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD485505G-25 | LINE BUFFER 5K-WORD BY 8-BIT |
| UPD485505G-35 | LINE BUFFER 5K-WORD BY 8-BIT |
| UPD4990A | SERIAL I/O CALENDAR & CLOCK CMOS LSI |
| UPD4990AC | SERIAL I/O CALENDAR & CLOCK CMOS LSI |
| UPD4990AG | SERIAL I/O CALENDAR & CLOCK CMOS LSI |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD485505-2G | 制造商:NEC Electronics Corporation 功能描述: |
| UPD485505G-25 | 制造商:NEC Electronics Corporation 功能描述: |
| uPD485505G-25-A | 制造商:Renesas Electronics 功能描述:18ns 5V Cut Tape |
| UPD485505G-35-A | 制造商:Renesas Electronics 功能描述:25ns 5V Cut Tape |
| UPD485506G5-25-7JF | 制造商:NEC Electronics Corporation 功能描述: 制造商:NEC Electronics Corporation 功能描述:FIELD/FRAME/LINE MEMORY, 44 Pin, Plastic, TSOP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。