參數(shù)資料
型號(hào): UPD485505
廠商: NEC Corp.
英文描述: LINE BUFFER 5K-WORD BY 8-BIT
中文描述: 行緩沖區(qū)5K - Word的8位
文件頁(yè)數(shù): 16/20頁(yè)
文件大?。?/td> 174K
代理商: UPD485505
μ
PD485505
16
Data Sheet M10059EJ7V0DS00
4.3 Double-speed Conversion
Figure 4.6
shows an example timing chart of double-speed and twice reading operation (f
R
= 2f
W
, 5,048 by
2 cycle) for a write operation (f
W
= 5,048 cycle).
Caution
The read operation collide with the write operation on the same line, last n bits output data
(5,048–n to 5,048) in the first read operation will be undefined (see Figure 4.6 Double-speed
Conversion Timing Chart).
Undefined bits mentioned above depend on the cycle time.
Read cycle time
Undefined bits
25 ns
21 bits
35 ns
15 bits
Figure 4.6 Double-speed Conversion Timing Chart
Remark
RE, WE = “L” level
1H
(5,048 Cycle)
2H
(5,048 Cycle)
0
1
2
5046 5047
0'
1'
2'
5046' 5047'
0"
0
1
2
5046 5047
0'
1'
2'
5046'
5047'
0"
1H
(5,048 Cycle)
First read cycle
1H
(5,048 Cycle)
Second read cycle
2H
(5,048 Cycle)
First read cycle
n bits output data will be undefined.
n bits output data will be undefined.
0
1
2
5046 5047
0
1
2
5046 5047
0' 1' 2'
5046' 5047'
0' 1'
t
AC
WCK
(Input)
RSTW
(Input)
D
IN
(Input)
RCK
(Input)
RSTR
(Input)
D
OUT
(Output)
相關(guān)PDF資料
PDF描述
UPD485505G-25 LINE BUFFER 5K-WORD BY 8-BIT
UPD485505G-35 LINE BUFFER 5K-WORD BY 8-BIT
UPD4990A SERIAL I/O CALENDAR & CLOCK CMOS LSI
UPD4990AC SERIAL I/O CALENDAR & CLOCK CMOS LSI
UPD4990AG SERIAL I/O CALENDAR & CLOCK CMOS LSI
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD485505-2G 制造商:NEC Electronics Corporation 功能描述:
UPD485505G-25 制造商:NEC Electronics Corporation 功能描述:
uPD485505G-25-A 制造商:Renesas Electronics 功能描述:18ns 5V Cut Tape
UPD485505G-35-A 制造商:Renesas Electronics 功能描述:25ns 5V Cut Tape
UPD485506G5-25-7JF 制造商:NEC Electronics Corporation 功能描述: 制造商:NEC Electronics Corporation 功能描述:FIELD/FRAME/LINE MEMORY, 44 Pin, Plastic, TSOP