- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383980 > UPD178P018AKK-T (NEC Corp.) Circular Connector; No. of Contacts:66; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:18; Circular Contact Gender:Pin; Circular Shell Style:Straight Plug; Insert Arrangement:18-35 RoHS Compliant: No PDF資料下載
參數(shù)資料
| 型號(hào)： | UPD178P018AKK-T |
| 廠商： | NEC Corp. |
| 元件分類： | 圓形連接器 |
| 英文描述： | Circular Connector; No. of Contacts:66; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:18; Circular Contact Gender:Pin; Circular Shell Style:Straight Plug; Insert Arrangement:18-35 RoHS Compliant: No |
| 中文描述： | 8位單片機(jī) |
| 文件頁(yè)數(shù)： | 30/60頁(yè) |
| 文件大?。?/td> | 325K |
| 代理商： | UPD178P018AKK-T |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)當(dāng)前第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)
30
μ
PD178P018A
(iii) SBI mode (SCK0 ... internal clock output)
Parameter
Symbol
Test Conditions
MIN.
TYP.
MAX.
Unit
SCK0 cycle time
t
KCY3
4.5 V
≤
V
DD
≤
5.5 V
800
ns
3.5 V
≤
V
DD
< 4.5 V
3 200
ns
SCK0 high-/low-level width
t
KH3
,
4.5 V
≤
V
DD
≤
5.5 V
t
KCY3
/2 – 50
ns
t
KL3
3.5 V
≤
V
DD
< 4.5 V
t
KCY3
/2 – 150
ns
SB0, SB1 setup time (to SCK0
↑
)
t
SIK3
4.5 V
≤
V
DD
≤
5.5 V
100
ns
3.5 V
≤
V
DD
< 4.5 V
300
ns
SB0, SB1 hold time (from SCK0
↑
)
t
KSI3
t
KCY3
/2
ns
SB0, SB1 output delay time from
t
KSO3
R = 1 k
4.5 V
≤
V
DD
≤
5.5 V
0
250
ns
SCK0
↓
C = 100 pF
Note
3.5 V
≤
V
DD
< 4.5 V
0
1 000
ns
SB0, SB1
↓
from SCK0
↑
t
KSB
t
KCY3
ns
SCK0
↓
from SB0, SB1
↓
t
SBK
t
KCY3
ns
SB0, SB1 high-level width
t
SBH
t
KCY3
ns
SB0, SB1 low-level width
t
SBL
t
KCY3
ns
Note
R and C are the load resistance and load capacitance of the SB0 and SB1 output lines.
(iv) SBI mode (SCK0 ... external clock input)
Parameter
Symbol
Test Conditions
MIN.
TYP.
MAX.
Unit
SCK0 cycle time
t
KCY4
4.5 V
≤
V
DD
≤
5.5 V
800
ns
3.5 V
≤
V
DD
< 4.5 V
3 200
ns
SCK0 high-/low-level width
t
KH4
,
4.5 V
≤
V
DD
≤
5.5 V
400
ns
t
KL4
3.5 V
≤
V
DD
< 4.5 V
1 600
ns
SB0, SB1 setup time (to SCK0
↑
)
t
SIK4
4.5 V
≤
V
DD
≤
5.5 V
100
ns
3.5 V
≤
V
DD
< 4.5 V
300
ns
SB0, SB1 hold time (from SCK0
↑
)
t
KSI4
t
KCY4
/2
ns
SB0, SB1 output delay time from
t
KSO4
R = 1 k
4.5 V
≤
V
DD
≤
5.5 V
0
300
ns
SCK0
↓
C = 100 pF
Note
3.5 V
≤
V
DD
< 4.5 V
0
1 000
ns
SB0, SB1
↓
from SCK0
↑
t
KSB
t
KCY4
ns
SCK0
↓
from SB0, SB1
↓
t
SBK
t
KCY4
ns
SB0, SB1 high-level width
t
SBH
t
KCY4
ns
SB0, SB1 low-level width
t
SBL
t
KCY4
ns
SCK0 rising or falling edge time
t
R4
, t
F4
1 000
ns
Note
R and C are the load resistance and load capacitance of the SB0 and SB1 output lines.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD178P018A | 8-bit Microcontroller with 2/4/8K Bytes In-System Programmable Flash |
| UPD178P018AGC | 8-bit Microcontroller with 2/4/8K Bytes In-System Programmable Flash |
| UPD178P018AKK | 8-bit Microcontroller with 2/4/8K Bytes In-System Programmable Flash |
| UPD2813C | Clock And Radio Frequency Counter/Display Circuit CMOS LSI |
| UPD2845GR-E1 | 1 V, 1.3 mA, 94MHz PLL SYNTHESIZER LSI FOR PAGER SYSTEM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD178P018GC | 制造商:NEC 制造商全稱:NEC 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLER |
| UPD178P018GC-3B9 | 制造商:NEC 制造商全稱:NEC 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLER |
| UPD178P018KK | 制造商:NEC 制造商全稱:NEC 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLER |
| UPD178P018KK-T | 制造商:NEC 制造商全稱:NEC 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLER |
| UPD17933 | 制造商:NEC 制造商全稱:NEC 功能描述:4-BIT SINGLE-CHIP MICROCONTROLLERS WITH DIGITAL TUNING SYSTEM HARDWARE |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。