- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384039 > UPC1854A (NEC Corp.) I2C BUS-COMPATIBLE US MTS PROCESSING LSI PDF資料下載
參數(shù)資料
| 型號： | UPC1854A |
| 廠商： | NEC Corp. |
| 英文描述： | I2C BUS-COMPATIBLE US MTS PROCESSING LSI |
| 中文描述： | I2C總線兼容美國的多邊貿(mào)易體制處理LSI |
| 文件頁數(shù)： | 42/48頁 |
| 文件大小： | 251K |
| 代理商： | UPC1854A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當(dāng)前第42頁第43頁第44頁第45頁第46頁第47頁第48頁
μ
PC1854A
42
Data Sheet S12816EJ3V0DS00
(6/7)
Parameter
Symbol
Test Conditions
User Mode
Note
SAP total S/N
S/N
SAP
L-channel
S/N
SAP
= 20 log (V
OSAP1L
÷
V
L
)
V
OSAP1L
: Output voltage of LOT pin
COM pin : SAP signal (300 Hz, 100% modulation) input
V
L
: Output voltage of LOT pin
COM pin : SAP carrier (0 % modulation) input
R-channel
S/N
SAP
= 20 log (V
OSAP1R
÷
V
R
)
V
OSAP1R
: Output voltage of ROT pin
COM pin : SAP signal (300 Hz, 100% modulation) input
V
R
: Output voltage of ROT pin
COM pin : SAP carrier (0 % modulation) input
SAP1
Normal output S/N
S/N
NO
S/N
NO
= 20 log (V
ONO
÷
V
M
)
V
ONO
: Output voltage of NOT pin
COM pin : Monaural signal (300 Hz, 100% modulation) input
V
M
: Output voltage of NOT pin (no signal)
Monaural
Total muting level
Mute
Mute = 20 log (V
OMOL
÷
V
M
)
V
OMOL
: Output voltage of LOT pin
COM pin : Monaural signal (300 Hz, 100% modulation) input
V
M
: Output voltage of LOT pin
Write register 06H, D0 : 0
COM pin : Monaural signal (300 Hz, 100% modulation) input
Monaural
mute
dbx timing current
I
T
I
T
: Current that flows from V
CC
to STI and WTI pins
STI and WTI pins : 6-V DC is applied.
Inter-mode DC offset 1
V
DOF1
V
DOF1
= V
MONO
– V
Mute
V
MONO
: DC voltage at LOT and ROT pins
User mode : Monaural
NDT pin : 6-V DC is applied.
V
Mute
: DC voltage at LOT and ROT pins
User mode : Mute (write register 06H, D1 : 0)
NDT pin : 6-V DC is applied.
Mute
to
Monaural
Inter-mode DC offset 2
V
DOF2
V
DOF2
= V
ST
– V
Mute
V
ST
: DC voltage at LOT and ROT pins
User mode : Stereo
NDT pin : 6-V DC is applied.
V
Mute
: DC voltage at LOT and ROT pins
User mode : Mute (write register 06H, D1 : 0)
NDT pin : 6-V DC is applied.
Mute
to
Stereo
Inter-mode DC offset 3
V
DOF3
V
DOF3
= V
SAP
– V
Mute
V
SAP
: DC voltage at LOT and ROT pins
User mode : SAP1
NDT pin : 6-V DC is applied.
V
Mute
: DC voltage at LOT and ROT pins
User mode : Mute (write register 06H, D1 : 0)
NDT pin : 6-V DC is applied.
Mute
to
SAP1
Note
For details about the User Mode, refer to chapter
5. MODE MATRIX
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPC1862 | BURST LOCK CLOCK GENERATOR |
| UPC1862GS | BURST LOCK CLOCK GENERATOR |
| UPC1883 | BIPOLAR ANALOG INTEGRATED CIRCUIT |
| UPC1909 | Isolated Flyback Switching Regulator with 9V Output |
| UPC1909CX | Isolated Flyback Switching Regulator with 9V Output |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPC1854ACT | 制造商:NEC 制造商全稱:NEC 功能描述:I2C BUS-COMPATIBLE US MTS PROCESSING LSI |
| UPC1854AGT | 制造商:NEC 制造商全稱:NEC 功能描述:I2C BUS-COMPATIBLE US MTS PROCESSING LSI |
| UPC1857 | 制造商:NEC 制造商全稱:NEC 功能描述:SOUND CONTROL IC WITH SURROUND AND I2C BUS |
| UPC1857A | 制造商:NEC 制造商全稱:NEC 功能描述:SOUND CONTROL IC WITH SURROUND AND I2C BUS |
| UPC1857ACT | 制造商:NEC 制造商全稱:NEC 功能描述:SOUND CONTROL IC WITH SURROUND AND I2C BUS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。