- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384039 > UPC1854A (NEC Corp.) I2C BUS-COMPATIBLE US MTS PROCESSING LSI PDF資料下載
參數(shù)資料
| 型號： | UPC1854A |
| 廠商： | NEC Corp. |
| 英文描述： | I2C BUS-COMPATIBLE US MTS PROCESSING LSI |
| 中文描述： | I2C總線兼容美國的多邊貿(mào)易體制處理LSI |
| 文件頁數(shù)： | 25/48頁 |
| 文件大?。?/td> | 251K |
| 代理商： | UPC1854A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
μ
PC1854A
25
Data Sheet S12816EJ3V0DS00
4.3 Explanation of Write Register
(1) Stereo/SAP output stop function during noise detection
Stereo/SAP output stop can be selected with the data of bit D6 of subaddress 00H during weak electrical field
conditions (noise level during recommended circuit use is 30 mVrms (TYP.) or more).
SAP output stop
SAP and stereo output stop : SAP and stereo outputs are stopped, switch to monaural output.
: Only SAP output is stopped.
Noise level detection is performed, when detected a noise about 11.5 fH (180 kHz), a frequency that is suffi-
ciently apart from that of the high frequency signals such as the stereo, SAP, and telemetry signal. If noise is
detected, “1” is set to bit D4 of the read register (Refer to section
4.4 (4) Noise detection
).
Figure 4-1. Stereo/SAP Output Stop Function during Noise Detection
(2) Mute
The mute function can be set ON/OFF with the data of bit D0 of subaddress 06H.
The mute on state is entered when bit D0 is set to 0 after power-on reset.
Figure 4-2. Mute
Caution
When switching the power ON/OFF, use the mute function (200 ms) outside the
μ
PC1854A
in order to minimize shock noise.
D7
D6
D5
D4
D3
D2
D1
D0
0
1
0
00H
During noise
detection
Input level setting
Stereo/SAP output stop function during noise detection
SAP output stop
SAP and stereo output stop
D7
D6
D5
D4
D3
D2
D1
D0
0
0
06H
0
1
Normal track
output select 1
Normal track
output select 2
SAP1/SAP2
switch
Stereo/SAP
switch
Forced monaural
ON/OFF
Mute
ON/OFF
Mute ON
Mute OFF
Mute
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPC1862 | BURST LOCK CLOCK GENERATOR |
| UPC1862GS | BURST LOCK CLOCK GENERATOR |
| UPC1883 | BIPOLAR ANALOG INTEGRATED CIRCUIT |
| UPC1909 | Isolated Flyback Switching Regulator with 9V Output |
| UPC1909CX | Isolated Flyback Switching Regulator with 9V Output |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPC1854ACT | 制造商:NEC 制造商全稱:NEC 功能描述:I2C BUS-COMPATIBLE US MTS PROCESSING LSI |
| UPC1854AGT | 制造商:NEC 制造商全稱:NEC 功能描述:I2C BUS-COMPATIBLE US MTS PROCESSING LSI |
| UPC1857 | 制造商:NEC 制造商全稱:NEC 功能描述:SOUND CONTROL IC WITH SURROUND AND I2C BUS |
| UPC1857A | 制造商:NEC 制造商全稱:NEC 功能描述:SOUND CONTROL IC WITH SURROUND AND I2C BUS |
| UPC1857ACT | 制造商:NEC 制造商全稱:NEC 功能描述:SOUND CONTROL IC WITH SURROUND AND I2C BUS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。