- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382715 > UAA3545 (NXP Semiconductors N.V.) Fully integrated DECT transceiver PDF資料下載
參數(shù)資料
| 型號： | UAA3545 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Fully integrated DECT transceiver |
| 中文描述： | 收發(fā)器完全集成的DECT |
| 文件頁數(shù)： | 9/28頁 |
| 文件大小： | 116K |
| 代理商： | UAA3545 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
2001 Sep 06
9
Philips Semiconductors
Product specification
Fully integrated DECT transceiver
UAA3545
Programming
Table 1
Serial interface register
Notes
1.
2.
3.
Bit b5 is the MSB of the main divider coefficient; this comprises bits b5, b4, b3, b2, b1, b0 and b6 (TRX).
Test bits b23, b22, b21, b20, b16, b15, b14, b13, b12, b11, b10 must always be programmed to 0.
Bit ‘SLIC’ = 1 forces the internal slicer on. In this mode, pin DATAM is connected to an external capacitor. Together
with an internal 1 k
resistor, it defines the low pass time constant for the slicer threshold voltage. When the
bit ‘SLIC’ = 0, the pin RDATAP is connected directly to the demodulator output and delivers an analog signal.
Pin DATAM also reflects the demodulator voltage without the internal 1 k
resistor when the SLCCTR pin is HIGH.
REFD sets the reference divider ratio to 4, 8, 12 or 16 (corresponding respectively to a reference input frequency of
3.456, 6.912, 10.368 or 13.824 MHz) (see Table 4).
Bits ‘NEW’, and ‘SPWR’ select the operating mode (see Table 3).
Bit ‘PLL’ = 1 forces the PLL to remain on when the VCO is on.
The main divider ratio is equal to 2176 + the programmed value (see Table 2).
4.
5.
6.
7.
Table 2
Main divider programming
Table 3
Operating mode selection
Table 4
Reference divider ratio programming
REGISTER BIT ALLOCATION
first in
b23 to b20
TEST
(2)
last in
b19
SLIC
(3)
b18, b17
REFD
(4)
b16 to b10
TEST
(2)
b9
b8
b7
b6
TRX
b5 to b0
(1)
MAIN DIVIDER
(7)
SPWR
(5)
PLL
(6)
NEW
(5)
BIT
MAIN DIVIDER
RATIO
SYNTHESIZED
FREQUENCY (MHz)
b5
b4
b3
b2
b1
b0
b6 (TRX)
Binary equivalent of n
0
0
0
1
2176 + n
2176
2223
0.864
×
(2176 + n)
1880.064
1920.672
0
0
0
1
0
1
0
1
0
1
BIT
OPERATING MODE
b9 (SPWR)
b7 (NEW)
0
0
1
1
0
1
0
1
normal mode (mode 1)
reduced signal mode (mode 2)
do not use
advanced signal mode (mode 3)
BIT
REFERENCE DIVIDER RATIO
REFERENCE INPUT FREQUENCY
b18
b17
0
0
1
1
0
1
0
1
4
16
8
12
3.456 MHz
13.824 MHz
6.912 MHz
10.368 MHz
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UAA3580 | Wideband code division multiple access frequency division duplex zero IF receiver |
| UAA3580HN | Wideband code division multiple access frequency division duplex zero IF receiver |
| UAA4000 | 8-bit MCU for automotive with 16 to 60 Kbyte Flash, ADC, CSS, 5 timers, SPI, SCI, I2C interface |
| UAA4000S | 8-bit MCU for automotive with 16 to 60 Kbyte Flash, ADC, CSS, 5 timers, SPI, SCI, I2C interface |
| UAA4006A | 8-bit MCU for automotive with 16 to 60 Kbyte Flash, ADC, CSS, 5 timers, SPI, SCI, I2C interface |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UAA3545HL | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Fully integrated DECT transceiver |
| UAA3546 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Single Chip DECT Transceiver |
| UAA3546HN/C3,118 | 制造商:NXP Semiconductors 功能描述: |
| UAA3580 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Wideband code division multiple access frequency division duplex zero IF receiver |
| UAA3580HN | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Wideband code division multiple access frequency division duplex zero IF receiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。