2C Write Operation Data tra" />
參數(shù)資料
型號: TVP5154APNPR
廠商: Texas Instruments
文件頁數(shù): 13/93頁
文件大?。?/td> 0K
描述: IC VIDEO DECODER 4CH 128-HTQFP
產(chǎn)品培訓(xùn)模塊: Data Converter Basics
標準包裝: 1
類型: 視頻解碼器
應(yīng)用: 安全系統(tǒng)
電壓 - 電源,模擬: 1.8V
電壓 - 電源,數(shù)字: 1.8V,3.3V
安裝類型: 表面貼裝
封裝/外殼: 128-TQFP 裸露焊盤
供應(yīng)商設(shè)備封裝: 128-HTQFP(14x14)
包裝: 標準包裝
產(chǎn)品目錄頁面: 887 (CN2011-ZH PDF)
配用: TVP5154EVM-ND - TVP5154EVM
296-23058-ND - EVAL MODULE FOR DM642
其它名稱: 296-23027-6
SLES214C – DECEMBER 2007 – REVISED SEPTEMBER 2010
www.ti.com
4.1
I
2C Write Operation
Data transfers occur utilizing the following illustrated formats.
An I2C master initiates a write operation to the TVP5154A decoder by generating a start condition (S)
followed by the TVP5154A I2C address (as shown below), in MSB first bit order, followed by a 0 to
indicate a write cycle. After receiving an acknowledge from the TVP5154A decoder, the master presents
the sub-address of the register, or the first of a block of registers it wants to write, followed by one or more
bytes of data, MSB first. The TVP5154A decoder acknowledges each byte after completion of each
transfer. The I2C master terminates the write operation by generating a stop condition (P).
Step 1
0
I2C start (master)
S
Step 2
7
6
5
4
3
2
1
0
I2C general address (master)
1
0
1
0
X
0
Step 3
9
I2C acknowledge (slave)
A
Step 4
7
6
5
4
3
2
1
0
I2C write register address (master)
addr
Step 5
9
I2C acknowledge (slave)
A
Step 6
7
6
5
4
3
2
1
0
I2C write data (master)
Data
Step 7(1)
9
I2C acknowledge (slave)
A
Step 8
0
I2C stop (master)
P
(1)
Repeat steps 6 and 7 until all data have been written.
4.2
I
2C Read Operation
The read operation consists of two phases. The first phase is the address phase. In this phase, an I2C
master initiates a write operation to the TVP5154A decoder by generating a start condition (S) followed by
the TVP5154A I2C address, in MSB first bit order, followed by a 0 to indicate a write cycle. After receiving
acknowledges from the TVP5154A decoder, the master presents the sub-address of the register or the
first of a block of registers it wants to read. After the cycle is acknowledged, the master terminates the
cycle immediately by generating a stop condition (P).
The second phase is the data phase. In this phase, an I2C master initiates a read operation to the
TVP5154A decoder by generating a start condition followed by the TVP5154A I2C address (as shown
below for a read operation), in MSB first bit order, followed by a 1 to indicate a read cycle. After an
acknowledge from the TVP5154A decoder, the I2C master receives one or more bytes of data from the
TVP5154A decoder. The I2C master acknowledges the transfer at the end of each byte. After the last data
byte desired has been transferred from the TVP5154A decoder to the master, the master generates a not
acknowledge followed by a stop.
20
Copyright 2007–2010, Texas Instruments Incorporated
I2C Host Interface
Product Folder Link(s): TVP5154A
相關(guān)PDF資料
PDF描述
VI-BWJ-IW-B1 CONVERTER MOD DC/DC 36V 100W
RM12BJB-4PH RM 12 JACK 4 POS. W/PIN
VI-BW4-IX-B1 CONVERTER MOD DC/DC 48V 75W
RM12BRB-7S CONN RECEPT 7POS SOCKET SILVER
RM12BJB-3PH RM 12 JACK 3 POS. W/PIN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TVP5154EVM 功能描述:視頻 IC 開發(fā)工具 TVP5154 Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Boards 類型:YPbPr to RGBHV Converters 工具用于評估:LMH1251 工作電源電壓:5 V
TVP5154PNP 功能描述:視頻 IC 4Ch Lo Pwr PAL/NTSC/ SECAM Video Decoder RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
TVP5154PNP 制造商:Texas Instruments 功能描述:4-Channel Video Decoder
TVP5154PNPG4 制造商:TI 制造商全稱:Texas Instruments 功能描述:4-CHANNEL LOW-POWER PAL/NTSC/SECAM VIDEO DECODER WITH INDEPENDENT SCALERS AND FAST LOCK
TVP5154PNPR 功能描述:視頻 IC 4Ch Lo Pwr PAL/NTSC SECAM Video Decoder RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel