參數(shù)資料
型號: TVP3026-220APCE
廠商: Texas Instruments, Inc.
英文描述: Video Interface Palette
中文描述: 視頻接口面板
文件頁數(shù): 41/107頁
文件大?。?/td> 513K
代理商: TVP3026-220APCE
2–27
Table 2–18. Pseudo-Color Mode Pixel-Latching Sequence (see Note 6)
v1
s1
s2
s3
s4
s5
s6
VGA7–VGA0
VGA7 VGA0
P3–P0
P3 P0
P7–P4
P7 P4
P3–P0
P3 P0
P7–P4
P7 P4
P11–P8
P15–P12
P3–P0
P3 P0
P7–P4
P7 P4
P11–P8
P31–P28
P3–P0
P3 P0
P7–P4
P7 P4
P11–P8
P63–P60
P7–P4
P7 P4
P3–P0
P3 P0
P7–P4
P7 P4
P3–P0
P3 P0
P15–P12
P11–P8
s7
s8
s9
s10
s11
s12
P7–P4
P7 P4
P3–P0
P15–P12
P11–P8
P31–P28
P27–P24
NOTE 6: The latching sequence is initiated by a rising edge on LCLK. For modes in which multiple pixels are
latched, the LCLK rising edge latches all the pixels and the pixel clock shifts them out starting with
the lowest-numbered pixel. For example, in pseudo-color submode 1 with a 16-bit pixel bus width,
the rising edge of LCLK latches four pixels and the pixel clock shifts them out in the order P(3–0),
P(7–4), P(11–8), and P(15–12). Note that each line in each entry above represents one pixel.
P7–P4
P7 P4
P3–P0
P15–P12
P11–P8
P63–P60
P59–P56
P7–P0
P7 P0
P7–P0
P7 P0
P15–P8
P7–P0
P7 P0
P15–P8
P23–P16
P31–P24
P7–P0
P7 P0
P15–P8
P23–P16
P55–P48
P63–P56
相關(guān)PDF資料
PDF描述
TVP3026-220BMDN Video Interface Palette
TVP3026-250AMDN Video Interface Palette
TVP3026-250APCE Video Interface Palette
TVP3026-250BMDN Video Interface Palette
TVP3026-135AMDN Video Interface Palette
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TVP3026-220BMDN 制造商:TI 制造商全稱:Texas Instruments 功能描述:Video Interface Palette
TVP3026-220BPCE 制造商:Rochester Electronics LLC 功能描述:- Bulk
TVP3026-220MDN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC)
TVP3026-220PCE 制造商:Rochester Electronics LLC 功能描述:- Bulk
TVP3026-230CPCE 制造商:Rochester Electronics LLC 功能描述:- Bulk