參數(shù)資料
型號(hào): TSPC106AVGU83CE
英文描述: MEMORY CONTROLLER
中文描述: 內(nèi)存控制器
文件頁(yè)數(shù): 25/40頁(yè)
文件大?。?/td> 569K
代理商: TSPC106AVGU83CE
25
TSPC106
2102B
HIREL
02/02
Dynamic Characteristics
This section provides the AC electrical characteristics for the TSPC106. After fabrica-
tion, parts are sorted by maximum 60x processor bus frequency as shown in Table 16
and tested for conformance to the AC specifications for that frequency. These specifica-
tions are for operation between 16.67 and 33.33 MHz PCI bus (SYSCLK) frequencies.
The 60x processor bus frequency is determined by the PCI bus (SYSCLK) frequency
and the settings of the PLL[0:3] signals. All timings are specified relative to the rising
edge of SYSCLK.
Clock AC Specifications
Table 16 provides the clock AC timing specifications as defined in Figure 7.
Notes:
1. The SYSCLK frequency and PLL[0:3] settings must be chosen so that the resulting SYSCLK (bus) frequency, CPU (core)
frequency and PLL (VCO) frequency do not exceed their respective maximum or minimum operating frequencies. Refer to
the PLL[0:3] signal description in
System Design Information
on page 33 for valid PLL[0:3] settings.
2. Rise and fall times for the SYSCLK input are measured from 0.4V to 2.4V.
3. Timing is guaranteed by design and characterization and is not tested.
4. The total input jitter (short-term and long-term combined) must be under ±200 ps.
5. PLL-relock time is the maximum time required for PLL lock after a stable V
DD
, AV
DD
, and SYSCLK are reached during the
power-on reset sequence. This specification also applies when the PLL has been disabled and subsequently reenabled dur-
ing the sleep and suspend power-saving modes. Also note that HRST must be held asserted for a minimum of 255 bus
clocks after the PLL-relock time (100 ms) during the power-on reset sequence.
Figure 7.
SYSCLK Input Timing Diagram
Note:
VM = Midpoint Voltage (1.4V)
Table 16.
Clock AC Timing Specifications (V
DD
= 3.3V ± 5% dc, GND = 0V dc, -55
°
C
T
C
125
°
C)
Ref
Characteristic
SYSCLK/Core 33/66 MHz
SYSCLK/Core 33/83.3 MHz
Unit
Min
Max
Min
Max
60x processor bus (core) frequency
(1)
16.67
66
16.67
83.3
MHz
VCO frequency
(1)
150
400
150
400
MHz
SYSCLK frequency
(1)
16.67
33.33
16.67
33.33
MHz
1
SYSCLK cycle time
30.0
60.0
30.0
60.0
ns
2, 3
SYSCLK rise and fall time
(2)
2.0
2.0
ns
4
SYSCLK duty cycle measured at 1.4V
(3)
40
60
40
60
%
SYSCLK jitter
(4)
±200
±200
ps
106 internal PLL relock time
(3, 5)
100
100
μs
SYSCLK
VM
VM
VM
CVIL
CVIH
1
2
3
4
4
相關(guān)PDF資料
PDF描述
TSPC106AVGU83CG MEMORY CONTROLLER
TSPC106AMG66CE MEMORY CONTROLLER
TSPC106AMG66CG MEMORY CONTROLLER
TSPC106AMG83CE MEMORY CONTROLLER
TSPC106AMG83CG MEMORY CONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSPC106AVGU83CG 功能描述:IC PCI MEM CTRLR 83MHZ 303CBGA RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
TSPC120-124 制造商:Traco Power 功能描述:AC-DC CONV, DIN RAIL, 1 O/P, 120W, 5A, 24V; Power Supply Output Type:Adjustable, Fixed; Input Voltage VAC:85V to 132V, 187V to 264V; No. of Outputs:1; Output Voltage Nom.:24V; Output Current Max:5A; Output Power Max:120W ;RoHS Compliant: Yes 制造商:Traco Power 功能描述:DIN Rail PSU 24Vdc, 120W, 5A
TSPC240-124 制造商:Traco Power 功能描述:AC-DC CONV, DIN RAIL, 1 O/P, 240W, 10A, 24V; Power Supply Output Type:Adjustable, Fixed; Input Voltage VAC:85V to 132V, 187V to 264V; No. of Outputs:1; Output Voltage Nom.:24V; Output Current Max:10A; Output Power Max:240W ;RoHS Compliant: Yes 制造商:Traco Power 功能描述:DIN Rail PSU 24Vdc, 240W, 10A
TSPC480-124 制造商:Traco Power 功能描述:AC-DC CONV, DIN RAIL, 1 O/P, 480W, 20A, 24V; Power Supply Output Type:Adjustable, Fixed; Input Voltage VAC:85V to 132V, 187V to 264V; No. of Outputs:1; Output Voltage Nom.:24V; Output Current Max:20A; Output Power Max:480W ;RoHS Compliant: Yes 制造商:Traco Power 功能描述:DIN Rail PSU 24Vdc, 480W, 20A
TSPC603EMA5L 制造商:e2v 功能描述: 制造商:e2v technologies 功能描述: