- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359758 > TSC251G1DXXX-24IB IC CYCLONE III FPGA 5K 256 FBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | TSC251G1DXXX-24IB |
| 英文描述： | IC CYCLONE III FPGA 5K 256 FBGA |
| 中文描述： | 微控制器 |
| 文件頁(yè)數(shù)： | 21/63頁(yè) |
| 文件大小： | 878K |
| 代理商： | TSC251G1DXXX-24IB |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)當(dāng)前第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)
21
Rev. A - May 7, 1999
TSC80251G2D
Table 24. Summary of Logical Instructions (2/2)
Note:
1. A shaded cell denotes an instruction in the C51 Architecture.
Table 25. Summary of Multiply, Divide and Decimal-adjust Instructions
Note:
1. A shaded cell denotes an instruction in the C51 Architecture.
Shift Left Logical
SLL <dest>
<dest>
0
←
0
<dest>
n+1
←
<dest>
n
, n= 0..msb-1
(CY)
←
<dest>
msb
<dest>
msb
←
<dest>
msb
<dest>
n-1
←
<dest>
n
, n= msb..1
(CY)
←
<dest>
0
<dest>
msb
←
0
<dest>
n-1
←
<dest>
n
, n= msb..1
(CY)
←
<dest>
0
A
3:0
A
7:4
Binary Mode
Shift Right Arithmetic
SRA <dest>
Shift Right Logical
SRL <dest>
Swap
SWAP A
Mnemonic
<dest>, <src>
(1)
Comments
Source Mode
Bytes
States
Bytes
States
SLL
Rm
Shift byte register left through the MSB
3
2
2
1
WRj
Shift word register left through the MSB
3
2
2
1
SRA
Rm
Shift byte register right
3
2
2
1
WRj
Shift word register right
3
2
2
1
SRL
Rm
Shift byte register left
3
2
2
1
WRj
Shift word register left
3
2
2
1
SWAP
A
Swap nibbles within ACC
1
2
1
2
Multiply
MUL AB
MUL <dest>, <src>
DIV AB
(B:A)
←
(A)
×
(B)
extended dest opnd
←
dest opnd
×
src opnd
(A)
←
Quotient ((A)
(B))
(B)
←
Remainder ((A)
(B))
ext. dest opnd high
←
Quotient (dest opnd
src opnd)
ext. dest opnd low
←
Remainder (dest opnd
src opnd)
IF [[(A)
3:0
> 9]
∨
[(AC)= 1]]
THEN (A)
3:0
←
(A)
3:0
+ 6 !affects CY;
IF [[(A)
7:4
> 9]
∨
[(CY)= 1]]
THEN (A)
7:4
←
(A)
7:4
+ 6
Binary Mode
Divide
Divide
DIV <dest>, <src>
Decimal-adjust ACC
for Addition (BCD)
DA A
Mnemonic
<dest>, <src>
(1)
Comments
Source Mode
Bytes
States
Bytes
States
MUL
AB
Multiply A and B
1
5
1
5
Rmd, Rms
Multiply byte register and byte register
3
6
2
5
WRjd, WRjs
Multiply word register and word register
3
12
2
11
DIV
AB
Divide A and B
1
10
1
10
Rmd, Rms
Divide byte register and byte register
3
11
2
10
WRjd, WRjs
Divide word register and word register
3
21
2
20
DA
A
Decimal adjust ACC
1
1
1
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSC251G1DXXX-L16CB | IC CYCLONE III FPGA 5K 256-UBGA |
| TSC251G1DXXX-L16CED | IC CYCLONE III FPGA 5K 256-UBGA |
| TSC251G2DXXX-16CB | IC CYCLONE III FPGA 5K 256 UBGA |
| TSC251G2DXXX-24CB | IC CYCLONE III FPGA 80K 484 FBGA |
| TSC251G2DXXX-24CED | IC CYCLONE III FPGA 80K 484 FBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSC251G1DXXX-L12CB | 制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:Extended 8?bit Microcontroller with Serial Communication |
| TSC251G1DXXX-L12CED | 制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:Extended 8?bit Microcontroller with Serial Communication |
| TSC251G1DXXX-L16CB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| TSC251G1DXXX-L16CED | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| TSC251G2DXXX-16CB | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8/16-bit Microcontroller with Serial Communication Interfaces |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。