- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄225340 > TPS70802PWP (Texas Instruments, Inc.) DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS WITH INTEGRATED SVS FOR SPLIT VOLTAGE SYSTEMS PDF資料下載
參數(shù)資料
| 型號： | TPS70802PWP |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | 線性穩(wěn)壓 |
| 英文描述： | DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS WITH INTEGRATED SVS FOR SPLIT VOLTAGE SYSTEMS |
| 中文描述： | 兩用低壓差電壓帶的劈開SVS的系統(tǒng)集成穩(wěn)壓器的輸出電壓 |
| 文件頁數(shù)： | 15/29頁 |
| 文件大?。?/td> | 449K |
| 代理商： | TPS70802PWP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
RESET
VOUT2
VIN1
VIN2
EN1
EN2
VOUT1
VSENSE1
PG1
MR
RESET
PG2
VSENSE2
VOUT2
VIN
VOUT1
PG2
0.1
F
10
F
10
F
0.1
F
EN1
TPS708xxPWP
(Fixed Output Option)
>2 V
<0.7 V
EN2
250 k
>2 V
<0.7 V
TPS70845, TPS70848, TPS70851, TPS70858, TPS70802
DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS
WITH INTEGRATED SVS FOR SPLIT VOLTAGE SYSTEMS
SLVS301B – JUNE 2000 – REVISED OCTOBER 2002
22
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
APPLICATION INFORMATION
application conditions not shown in block diagram:
VIN1 and VIN2 are tied to same fixed input voltage
greater than VUVLO. PG1 is tied to MR.
explanation of timing diagrams:
EN1 and EN2 are initially high; therefore, both
regulators are off, and PG1 (tied to MR) and PG2
are at logic low. Since MR is at logic low, RESET
is also at logic low. When EN2 is taken to logic low,
VOUT2 turns on. Later, when EN1 is taken to logic
low, VOUT1 turns on. When VOUT2 reaches 95% of
its regulated output voltage, PG2 goes to logic
high. When VOUT1 reaches 95% of its regulated
output voltage, PG1 goes to logic high. When VIN1
is greater than VUVLO and MR (tied to PG2) is at
logic high, RESET is pulled to logic high after a
120 ms delay. When a fault on VOUT1 causes it to
fall below 95% of its regulated output voltage, PG1
(tied to MR) goes to logic low. Since MR is logic
low, RESET goes to logic low. VOUT2 is
unaffected.
t1
120ms
EN2
VOUT2
VOUT1
PG2
PG1
RESET
EN1
95%
MR
(PG1 tied to MR)
FAULT ON VOUT1
NOTES: A. t1 – Time at which VIN is greater than VUVLO and MR is logic high.
B. The timing diagrams are not drawn to scale.
Figure 36. Timing When There Is a Fault on VOUT1
相關PDF資料 |
PDF描述 |
|---|---|
| TPS70845PWP | DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS WITH INTEGRATED SVS FOR SPLIT VOLTAGE SYSTEMS |
| TPS72525DCQ | LOW INPUT VOLTAGE, 1-A LOW-DROPOUT LINEAR REGULATORS WITH SUPERVISOR |
| TPS72525KTT | LOW INPUT VOLTAGE, 1-A LOW-DROPOUT LINEAR REGULATORS WITH SUPERVISOR |
| TPS726126 | "Single Output LDO |
| TPS726126DCQ | LOW INPUT VOLTAGE, 1-A LOW-DROPOUT LINEAR REGULATORS WITH SUPERVISOR |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TPS70802PWP | 制造商:Texas Instruments 功能描述:IC DUAL ADJ LDO 20-HTSSOP 制造商:Texas Instruments 功能描述:IC, DUAL ADJ LDO 20-HTSSOP |
| TPS70802PWPG4 | 功能描述:低壓差穩(wěn)壓器 - LDO Dual-Output LDO RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負載調節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-20 |
| TPS70802PWPR | 功能描述:低壓差穩(wěn)壓器 - LDO Dual-Output LDO RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負載調節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-20 |
| TPS70802PWPRG4 | 功能描述:低壓差穩(wěn)壓器 - LDO Dual-Output LDO RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負載調節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-20 |
| TPS70845 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS WITH INTEGRATED SVS FOR SPLIT VOLTAGE SYSTEMS |
發(fā)布緊急采購，3分鐘左右您將得到回復。