- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385009 > TP3076 (National Semiconductor Corporation) COMBO II Programmable PCM CODEC/Filter for ISDN and Digital Phone Applications PDF資料下載
參數(shù)資料
| 型號(hào)： | TP3076 |
| 廠商： | National Semiconductor Corporation |
| 元件分類： | Codec |
| 英文描述： | COMBO II Programmable PCM CODEC/Filter for ISDN and Digital Phone Applications |
| 中文描述： | 組合二可編程PCM編解碼器/濾波器ISDN和數(shù)字電話應(yīng)用 |
| 文件頁(yè)數(shù)： | 11/18頁(yè) |
| 文件大?。?/td> | 222K |
| 代理商： | TP3076 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
Timing Specifications
(Continued)
Unless otherwise noted, limits printed in
BOLD
characters are guaranteed for V
= +5V
±
5%; V
= 5V
±
5%; T
= 0C to
+70C by correlation with 100% electrical testing at T
= 25C. All other limits are assured by correlation with other production
tests and/or product design and characterization. All signals referenced to GND. Typicals specified at V
CC
= +5V, V
BB
= 5V,
T
= 25C.
All timing parameters are measured at V
= 2.0V and V
= 0.7V.
See Definitions and Timing Conventions section for test methods information.
Symbol
Parameter
PCM INTERFACE TIMING
High to Data Valid
Applies if FS
X/R
Rises Later Than
BCLK Rising Edge in Non-Delayed Data
Mode Only
t
SDB
Setup Time, D
R
1
Valid to BCLK Low
t
HBD
Hold Time, BCLK
Low to D
R
1 Invalid
SERIAL CONTROL PORT TIMING
f
CCLK
Frequency of CCLK
t
WCH
Period of CCLK High
Measured from V
IH
to V
IH
t
WCL
Period of CCLK Low
Measured from V
IL
to V
IH
t
RC
Rise Time of CCLK
Measured from V
IL
to V
IH
t
FC
Fall Time of CCLK
Measured of V
IH
to V
IL
t
HCS
Hold Time, CCLK Low
CCLK1
to CS Low
t
HSC
Hold Time, CCLK
CCLK8
Low to CS High
t
SSC
Setup Time, CS
Transition to CCLK Low
t
SSC0
Setup Time, CS
To Insure CO is Not Enabled
Transition to CCLK High
for Single Byte
t
SDC
Setup Time, CI
Data In to CCLK Low
t
HCD
Hold Time, CCLK
Low to CO Invalid
t
DCD
Delay Time, CCLK High
Load = 100 pF Plus 2 LSTTL Loads
to CO Data Out Valid
t
DSD
Delay Time, CS Low
Applies Only if Separate
to CO Valid
CS Used for Byte 2
t
DDZ
Delay Time, CS or 9th CCLK
Applies to Earlier of CS
High to CO High Impedance
High or 9th CCLK High
INTERFACE LATCH TIMING
t
SLC
Setup Time, IL to
Interface Latch Inputs Only
CCLK 8 of Byte 1
t
HCL
Hold Tme, IL Valid from
8th CCLK Low (Byte 1)
t
DCL
Delay Time CCLK8 of
Interface Latch Outputs Only
Byte 2 to IL
C
L
= 50 pF
Conditions
Min
Typ
Max
Units
80
ns
30
ns
15
ns
2048
kHz
ns
ns
ns
ns
ns
160
160
50
50
10
100
ns
60
ns
60
ns
50
ns
50
ns
80
ns
80
ns
15
80
ns
100
ns
50
ns
200
ns
Note 14:
Applies only to MCLK Frequencies
≥
1.536 MHz. At 512 kHz a 50:50
±
2% Duty Cycle must be used.
www.national.com
11
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TP3094 | Quad PCM Codec/Filter |
| TP3094V | Quad PCM Codec/Filter |
| TP3155V | TP3155 Time Slot Assignment Circuit |
| TP3155N | TP3155 Time Slot Assignment Circuit |
| TP3155 | TP3155 Time Slot Assignment Circuit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TP3076AJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:A-Law/u-Law CODEC |
| TP3076J | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:COMBO II Programmable PCM CODEC/Filter for ISDN and Digital Phone Applications |
| TP3076N-G/NOPB | 功能描述:IC INTERFACE PCM COMBO II 20-DIP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:COMBO®II 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR) |
| TP308 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| TP309 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。