- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385008 > TP3067V (NATIONAL SEMICONDUCTOR CORP) Solid-State Timer; Supply Voltage Max:120VAC; Time Range Max:30s; Time Range Min:3s; Output Current:5A; Supply Voltage Min:100VAC; Switch Function:DPDT RoHS Compliant: Yes PDF資料下載
參數(shù)資料
| 型號(hào)： | TP3067V |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 編解碼器 |
| 英文描述： | Solid-State Timer; Supply Voltage Max:120VAC; Time Range Max:30s; Time Range Min:3s; Output Current:5A; Supply Voltage Min:100VAC; Switch Function:DPDT RoHS Compliant: Yes |
| 中文描述： | A-LAW, PCM CODEC, PQCC20 |
| 封裝： | PLASTIC, CC-20 |
| 文件頁(yè)數(shù)： | 7/18頁(yè) |
| 文件大小： | 276K |
| 代理商： | TP3067V |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
Timing Specifications
Unless otherwise noted, limits printed in
BOLD
characters are guaranteed for V
CC
e a
5.0V
g
5%, V
BB
e b
5.0V
g
5%, T
A
e
0
§
C to 70
§
C by correlation with 100% electrical testing at T
A
e
25
§
C. All other limits are assured by correlation with other
production tests and/or product design and characterization. All signals are referenced to GNDA. Typicals specified at V
CC
e
a
5.0V, V
BB
e b
5.0V, T
A
e
25
§
C. All timing parameters are measured at V
OH
e
2.0V and V
OL
e
0.7V.
See Definitions and Timing Conventions section for test methods information.
Symbol
Parameter
Conditions
Min
Typ
Max
Units
1/t
PM
Frequency of Master Clock
1.536
1.544
2.048
MHz
MHz
MHz
MCLK
X
and MCLK
R
t
RM
Rise Time of Master Clock
MCLK
X
and MCLK
R
50
ns
t
FM
Fall Time of Master Clock
MCLK
X
and MCLK
R
50
ns
t
PB
Period Bit of Clock
485
488
15725
ns
t
RB
Rise Time of Bit Clock
BCLK
X
and BCLK
R
50
ns
t
FB
Fall Time of Bit Clock
BCLK
X
and BCLK
R
50
ns
t
WMH
Width of Master Clock High
MCLK
X
and MCLK
R
160
ns
t
WML
Width of Master Clock Low
MCLK
X
and MCLK
R
160
ns
t
SBFM
Set-Up Time from BCLK
X
High
to MCLK
X
Falling Edge
100
ns
t
SFFM
Set-Up Time from FS
X
High
to MCLK
X
Falling Edge
Long Frame Only
100
ns
t
WBH
Width of Bit Clock High
160
ns
t
WBL
Width of Bit Clock Low
160
ns
t
HBFL
Holding Time from Bit Clock
Low to Frame Sync
Long Frame Only
0
ns
t
HBFS
Holding Time from Bit Clock
High to Frame Sync
Short Frame Only
0
ns
t
SFB
Set-Up Time for Frame Sync
to Bit Clock Low
Long Frame Only
80
ns
t
DBD
Delay Time from BCLK
X
High
to Data Valid
Load
e
150 pF plus 2 LSTTL Loads
0
180
ns
t
DBTS
Delay Time to TS
X
Low
Load
e
150 pF plus 2 LSTTL Loads
140
ns
t
DZC
Delay Time from BCLK
X
Low to
Data Output Disabled
50
165
ns
t
DZF
Delay Time to Valid Data from
FS
X
or BCLK
X
, Whichever
Comes Later
C
L
e
0 pF to 150 pF
20
165
ns
t
SDB
Set-Up Time from D
R
Valid to
BCLK
R/X
Low
50
ns
t
HBD
Hold Time from BCLK
R/X
Low to
D
R
Invalid
50
ns
t
SF
Set-Up Time from FS
X/R
to
BCLK
X/R
Low
Short Frame Sync Pulse (1 Bit Clock
Period Long)
50
ns
t
HF
Hold Time from BCLK
X/R
Low
to FS
X/R
Low
Short Frame Sync Pulse (1 Bit Clock
Period Long)
100
ns
t
HBFI
Hold Time from 3rd Period of
Bit Clock Low to Frame Sync
(FS
X
or FS
R
)
Long Frame Sync Pulse (from 3 to 8 Bit
Clock Periods Long)
100
ns
t
WFL
Minimum Width of the Frame
Sync Pulse (Low Level)
64k Bit/s Operating Mode
160
ns
7
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TP3064 | ``Enhanced' Serial Interface CMOS CODEC/Filter COMBO |
| TP3064J | ``Enhanced' Serial Interface CMOS CODEC/Filter COMBO |
| TP3064N | ``Enhanced' Serial Interface CMOS CODEC/Filter COMBO |
| TP3064V | ``Enhanced' Serial Interface CMOS CODEC/Filter COMBO |
| TP3064WM | ``Enhanced' Serial Interface CMOS CODEC/Filter COMBO |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TP3067V/A+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:A-Law CODEC |
| TP3067V/B+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:A-Law CODEC |
| TP3067V/NOPB | 功能描述:IC INTERFACE ENHANCED SER 20PLCC RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR) |
| TP3067V-X | 功能描述:IC INTERFACE ENHANCED SER 20PLCC RoHS:否 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR) |
| TP3067WM | 功能描述:接口—CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。