- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385008 > TP3057J (NATIONAL SEMICONDUCTOR CORP) Enhanced Serial Interface CODEC/Filter COMBO Family PDF資料下載
參數(shù)資料
| 型號(hào)： | TP3057J |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 編解碼器 |
| 英文描述： | Enhanced Serial Interface CODEC/Filter COMBO Family |
| 中文描述： | A-LAW, PCM CODEC, CDIP16 |
| 封裝： | DIP-16 |
| 文件頁(yè)數(shù)： | 4/16頁(yè) |
| 文件大小： | 671K |
| 代理商： | TP3057J |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
Functional Description
(Continued)
LONG FRAME SYNC OPERATION
To use the long frame mode, both the frame sync pulses,
FS
X
and FS
R
, must be three or more bit clock periods long,
with timing relationships specified in
Figure 3
. Based on the
transmit frame sync, FS
X
, the COMBO will sense whether
short or long frame sync pulses are being used. For 64 kHz
operation, the frame sync pulse must be kept low for a
minimum of 160 ns. The D
TRI-STATE output buffer is
enabled with the rising edge of FS
or the rising edge of
BCLK
, whichever comes later, and the first bit clocked out
is the sign bit. The following seven BCLK
rising edges clock
out the remaining seven bits. The D
output is disabled by
the falling BCLK
edge following the eighth rising edge, or by
FS
going low, whichever comes later. A rising edge on the
receive frame sync pulse, FS
, will cause the PCM data at
D
to be latched in on the next eight falling edges of BCLK
R
(BCLK
in synchronous mode). All four devices may utilize
the long frame sync pulse in synchronous or asynchronous
mode.
In applications where the LSB bit is used for signalling, with
FS
two bit clock periods long, the decoder will interpret the
lost LSB as “
1
2
” to minimize noise and distortion.
TRANSMIT SECTION
The transmit section input is an operational amplifier with
provision for gain adjustment using two external resistors,
see
Figure 4
. The low noise and wide bandwidth allow gains
in excess of 20 dB across the audio passband to be realized.
The op amp drives a unity-gain filter consisting of RC active
pre-filter, followed by an eighth order switched-capacitor
bandpass filter clocked at 256 kHz. The output of this filter
directly drives the encoder sample-and-hold circuit. The A/D
is of companding type according to μ-law (TP3054) or A-law
(TP3057) coding conventions. A precision voltage reference
is trimmed in manufacturing to provide an input overload
(t
MAX
) of nominally 2.5V peak (see table of Transmission
Characteristics). The FS
X
frame sync pulse controls the
sampling of the filter output, and then the successive-
approximation encoding cycle begins. The 8-bit code is then
loaded into a buffer and shifted out through D
X
at the next
FS
X
pulse. The total encoding delay will be approximately
165 μs (due to the transmit filter) plus 125 μs (due to encod-
ing delay), which totals 290 μs. Any offset voltage due to the
filters or comparator is cancelled by sign bit integration.
RECEIVE SECTION
The receive section consists of an expanding DAC which
drives a fifth order switched-capacitor low pass filter clocked
at 256 kHz. The decoder is A-law (TP3057) or μ-law
(TP3054) and the 5th order low pass filter corrects for the sin
x/x attenuation due to the 8 kHz sample/hold. The filter is
then followed by a 2nd order RC active post-filter/power
amplifier capable of driving a 600
load to a level of 7.2
dBm. The receive section is unity-gain. Upon the occurrence
of FS
, the data at the D
input is clocked in on the falling
edge of the next eight BCLK
(BCLK
) periods.At the end of
the decoder time slot, the decoding cycle begins, and 10 μs
later the decoder DAC output is updated. The total decoder
delay is
～
10 μs (decoder update) plus 110 μs (filter delay)
plus 62.5 μs (
1
2
frame), which gives approximately 180 μs.
T
www.national.com
4
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TP3057N | Enhanced Serial Interface CODEC/Filter COMBO Family |
| TP3057V | Enhanced Serial Interface CODEC/Filter COMBO Family |
| TP3061 | UHF POWER TRANSISTOR NPN SILICON |
| TP3067 | ``Enhanced' Serial Interface CMOS CODEC/Filter COMBO |
| TP3067WM | ``Enhanced' Serial Interface CMOS CODEC/Filter COMBO |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TP3057J-1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:A-Law CODEC |
| TP3057N | 功能描述:接口—CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TP3057N/NOPB | 功能描述:接口—CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TP3057N/NOPB | 制造商:Texas Instruments 功能描述:, Peak Reflow Compatible (260 C):Yes |
| TP3057V | 功能描述:接口—CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。