參數(shù)資料
型號: TMX320TCI6482
廠商: Texas Instruments, Inc.
元件分類: 數(shù)字信號處理
英文描述: Communications Infrastructure Digital Signal Processor
中文描述: 通信基礎(chǔ)設(shè)施的數(shù)字信號處理器
文件頁數(shù): 125/255頁
文件大?。?/td> 1893K
代理商: TMX320TCI6482
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁當(dāng)前第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁
www.ti.com
8.6 Reset Controller
8.6.1
Power-on Reset (POR Pin)
TMS320TCI6482
Communications Infrastructure Digital Signal Processor
SPRS246F–APRIL 2005–REVISED MAY 2007
The reset controller detects the different type of resets supported on the TCI6482 device and manages the
distribution of those resets throughout the device.
The TCI6482 device has several types of resets: power-on reset, warm reset, max reset, system reset,
and CPU reset.
Table 8-12
explains further the types of reset, the reset initiator, and the effects of each
reset on the chip. For more information on the effects of each reset on the PLL controllers and their
clocks, see
Section 8.6.8
,
Reset Electrical Data/Timing
.
Table 8-12. Reset Types
TYPE
INITIATOR
EFFECT(s)
Power-on Reset
POR pin
Resets the entire chip including the test and emulation logic.
Resets everything except for the test and emulation logic and PLL2.
Emulator stays alive during Warm Reset.
Same as Warm Reset.
A system reset maintains memory contents and does not reset the
test and emulation circuitry. The device configuration pins are also
not re-latched and the state of the peripherals is also not affected.
(2)
CPU local reset.
Warm Reset
RESET pin
Max Reset
RapidIO [through INTDST5
(1)
]
System Reset
Emulator
CPU Local Reset
HPI/PCI
(1)
INTDST5 is used generate a MAX reset only. It is not connected to the device interrupt controller. For more detailed information on the
INTDST5, see the
TMS320TCI648x DSP Serial Rapid I/O User's Guide
(literature number
SPRUE13
).
On the TCI6482 device, peripherals can be in one of several states. These states are listed in
Table 3-4
.
(2)
Power-on Reset is initiated by the POR pin and is used to reset the entire chip, including the test and
emulation logic. Power-on Reset is also referred to as a cold reset since the device usually goes through a
power-up cycle. During power-up, the POR pin must be asserted (driven low) until the power supplies
have reached their normal operating conditions. Note that a device power-up cycle is not required to
initiate a Power-on Reset.
The following sequence must be followed during a Power-on Reset:
1. Wait for all power supplies to reach normal operating conditions while keeping the POR pin asserted
(driven low).
While POR is asserted, all pins will be set to high-impedance. After the POR pin is deasserted (driven
high), all Z group pins, low group pins, and high group pins are set to their reset state and will remain
at their reset state until the otherwise configured by their respective peripheral. All peripherals, except
those selected for boot purposes, are disabled after a Power-on Reset and must be enabled through
the Device State Control registers; for more details, see
Section 3.3
,
Peripheral Selection After Device
Reset
.
2. Once all the power supplies are within valid operating conditions, the POR pin must remain asserted
(low) for a minimum of 256 CLKIN2 cycles. The PLL1 controller input clock, CLKIN1, and the PCI input
clock, PCLK, must also be valid during this time. PCLK is only needed if the PCI module is being used.
If the DDR2 memory controller and the EMAC peripheral are not needed, CLKIN2 can be tied low and,
in this case, the POR pin must remain asserted (low) for a minimum of 256 CLKIN1 cycles after all
power supplies have reached valid operating conditions.
Within the low period of the POR pin, the following happens:
The reset signals flow to the entire chip (including the test and emulation logic), resetting modules
that use reset asynchronously.
The PLL1 controller clocks are started at the frequency of the system reference clock. The clocks
are propagated throughout the chip to reset modules that use reset synchronously. By default,
PLL1 is in reset and unlocked.
The PLL2 controller clocks are started at the frequency of the system reference clock. PLL2 is held
in reset. Since the PLL2 controller always operates in PLL mode, the system reference clock and
Submit Documentation Feedback
C64x+ Peripheral Information and Electrical Specifications
125
相關(guān)PDF資料
PDF描述
TMX320TCI6482ZTZ Communications Infrastructure Digital Signal Processor
TMX320TCI6482ZTZ8 Communications Infrastructure Digital Signal Processor
TMX320TCI6482ZTZA Communications Infrastructure Digital Signal Processor
TMX320TCI6482ZTZA8 Communications Infrastructure Digital Signal Processor
TMX380SRAFNL Communications Interface
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMX320TCI6482ZTZ 制造商:Texas Instruments 功能描述:DSP FIX PT 32BIT 1GHZ 8000MIPS 697FCBGA - Trays
TMX320TCI6616XCYP 制造商:Texas Instruments 功能描述:
TMX320VC33PGE 制造商:Texas Instruments 功能描述:
TMX320VC5401PGE50 制造商:Rochester Electronics LLC 功能描述:- Bulk
TMX320VC5402GGLL100 制造商:Rochester Electronics LLC 功能描述:- Bulk