
www.ti.com
TMS320F28044
Digital Signal Processor
SPRS357B–AUGUST 2006–REVISED MAY 2007
6
Electrical Specifications
......................................................................................................
 71
6.1
Absolute Maximum Ratings
...............................................................................................
 71
6.2
Recommended Operating Conditions
 ...................................................................................
 72
6.3
Electrical Characteristics
 .................................................................................................
 72
6.4
Current Consumption
 .....................................................................................................
 73
6.4.1
Reducing Current Consumption
 ..............................................................................
 74
6.5
Emulator Connection Without Signal Buffering for the DSP
..........................................................
 75
6.6
Timing Parameter Symbology
............................................................................................
 76
6.6.1
General Notes on Timing Parameters
........................................................................
 76
6.6.2
Test Load Circuit
 ................................................................................................
 77
6.6.3
Device Clock Table
 .............................................................................................
 77
6.7
Clock Requirements and Characteristics
 ...............................................................................
 78
6.8
Power Sequencing
.........................................................................................................
 79
6.8.1
Power Management and Supervisory Circuit Solutions
....................................................
 79
6.9
General-Purpose Input/Output (GPIO)
..................................................................................
 82
6.9.1
GPIO - Output Timing
...........................................................................................
 82
6.9.2
GPIO - Input Timing
.............................................................................................
 83
6.10
Enhanced Control Peripherals
............................................................................................
 88
6.10.1
Enhanced Pulse Width Modulator (ePWM) Timing
.........................................................
 88
6.10.2
Trip-Zone Input Timing
..........................................................................................
 88
6.10.3
External Interrupt Timing
 .......................................................................................
 89
6.10.4
I
2
C Electrical Specification and Timing
.......................................................................
 90
6.10.5
Serial Peripheral Interface (SPI) Master Mode Timing
.....................................................
 90
6.10.6
SPI Slave Mode Timing
.........................................................................................
 94
6.11
On-Chip Analog-to-Digital Converter
 ....................................................................................
 97
6.11.1
ADC Power-Up Control Bit Timing
............................................................................
 98
6.11.2
Definitions
 ........................................................................................................
 99
6.11.3
Sequential Sampling Mode (Single-Channel) (SMODE = 0)
.............................................
 100
6.11.4
Simultaneous Sampling Mode (Dual-Channel) (SMODE = 1)
...........................................
 101
6.12
Detailed Descriptions
 ....................................................................................................
 102
6.13
Flash Timing
...............................................................................................................
 103
Mechanical Data
...............................................................................................................
 105
7
Contents
3