• <li id="n8efi"><input id="n8efi"></input></li>
    <rt id="n8efi"></rt>
  • <li id="n8efi"></li>
  • 參數(shù)資料
    型號: TMX320C6413ZTSA500
    廠商: Texas Instruments, Inc.
    元件分類: 數(shù)字信號處理
    英文描述: Fixed-Point Digital Signal Processors
    中文描述: 定點數(shù)字信號處理器
    文件頁數(shù): 129/140頁
    文件大小: 1958K
    代理商: TMX320C6413ZTSA500
    Multichannel Buffered Serial Port (McBSP) Timing
    129
    April 2004
    Revised May 2005
    SPRS247E
    Table 7
    31. Timing Requirements for McBSP as SPI Master or Slave:
    CLKSTP = 11b, CLKXP = 0
    (see Figure 7
    39)
    NO.
    400
    500
    UNIT
    MASTER
    MIN
    12
    4
    SLAVE
    MIN
    2
    12P
    5 + 24P
    MAX
    MAX
    4
    5
    t
    su(DRV-CKXH)
    t
    h(CKXH-DRV)
    Setup time, DR valid before CLKX high
    Hold time, DR valid after CLKX high
    ns
    ns
    P = 1/CPU clock frequency in ns. For example, when running parts at 500 MHz, use P = 2 ns.
    For all SPI Slave modes, CLKG is programmed as 1/4 of the CPU clock by setting CLKSM = CLKGDV = 1.
    Table 7
    32. Switching Characteristics Over Recommended Operating Conditions for McBSP as
    SPI Master or Slave: CLKSTP = 11b, CLKXP = 0
    (see Figure 7
    39)
    NO.
    PARAMETER
    400
    500
    UNIT
    MASTER
    §
    MIN
    L
    2
    T
    2
    2
    SLAVE
    MIN
    MAX
    L + 3
    T + 3
    MAX
    1
    2
    3
    t
    h(CKXL-FXL)
    t
    d(FXL-CKXH)
    t
    d(CKXL-DXV)
    Hold time, FSX low after CLKX low
    Delay time, FSX low to CLKX high
    #
    Delay time, CLKX low to DX valid
    Disable time, DX high impedance following last data bit from
    CLKX low
    ns
    ns
    ns
    4
    12P + 2.8
    20P + 17
    6
    t
    dis(CKXL-DXHZ)
    2
    4
    12P + 3
    20P + 17
    ns
    7
    t
    d(FXL-DXV)
    Delay time, FSX low to DX valid
    H
    2
    H + 4
    8P + 2
    16P + 17
    ns
    P = 1/CPU clock frequency in ns. For example, when running parts at 500 MHz, use P = 2 ns.
    For all SPI Slave modes, CLKG is programmed as 1/4 of the CPU clock by setting CLKSM = CLKGDV = 1.
    §
    S =
    Sample rate generator input clock = 4P if CLKSM = 1 (P = 1/CPU clock frequency)
    =
    Sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)
    T =
    CLKX period = (1 + CLKGDV) * S
    H =
    CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even
    = (CLKGDV + 1)/2 * S if CLKGDV is odd or zero
    L =
    CLKX low pulse width
    = (CLKGDV/2) * S if CLKGDV is even
    = (CLKGDV + 1)/2 * S if CLKGDV is odd or zero
    FSRP = FSXP = 1. As a SPI Master, FSX is inverted to provide active-low slave-enable output. As a Slave, the active-low signal input on FSX
    and FSR is inverted before being used internally.
    CLKXM = FSXM = 1, CLKRM = FSRM = 0 for Master McBSP
    CLKXM = CLKRM = FSXM = FSRM = 0 for Slave McBSP
    #
    FSX should be low before the rising edge of clock to enable Slave devices and then begin a SPI transfer at the rising edge of the Master clock
    (CLKX).
    Bit 0
    Bit(n-1)
    (n-2)
    (n-3)
    (n-4)
    Bit 0
    Bit(n-1)
    (n-2)
    (n-3)
    (n-4)
    4
    3
    7
    6
    2
    1
    CLKX
    FSX
    DX
    DR
    5
    Figure 7
    39. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0
    相關(guān)PDF資料
    PDF描述
    TMX320C6413ZTS400 Fixed-Point Digital Signal Processors
    TMP320C6413ZTS400 Fixed-Point Digital Signal Processors
    TMX320C6413ZTS500 Fixed-Point Digital Signal Processors
    TMP320C6413ZTS500 Fixed-Point Digital Signal Processors
    TMX320C6413ZTSA400 Fixed-Point Digital Signal Processors
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    TMX320C6414CGLZ300 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
    TMX320C6414CGLZ5 制造商:Rochester Electronics LLC 功能描述:- Bulk
    TMX320C6414CGLZ5E0 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
    TMX320C6414CGLZA300 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
    TMX320C6414CGLZA5E0 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS