- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382643 > TMS416169P-80 (Texas Instruments, Inc.) 1048576-WORD BY 16-BIT EXTENDED DATA OUT HIGH-SPEED DRAMS PDF資料下載
參數(shù)資料
| 型號： | TMS416169P-80 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 1048576-WORD BY 16-BIT EXTENDED DATA OUT HIGH-SPEED DRAMS |
| 中文描述： | 1048576字由16位擴充數(shù)據(jù)輸出高速DRAM等 |
| 文件頁數(shù)： | 17/67頁 |
| 文件大?。?/td> | 1464K |
| 代理商： | TMS416169P-80 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁
TMS55160, TMS55161, TMS55170, TMS55171
262144 BY 16-BIT MULTIPORT VIDEO RAMS
SMVS464
–
MARCH1996
17
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
–
1443
write-per-bit
The write-per-bit function allows the masking of any combination of the 16 DQs on any write cycle. The
write-per-bit operation is invoked when WE is held low on the falling edge of RAS. If WE is held high on the falling
edge of RAS, the write operation is performed without any masking. There are two write-per-bit modes: the
nonpersistent write-per-bit and the persistent write-per-bit.
nonpersistent write-per-bit
When WE is low on the falling edge of RAS, the write mask is reloaded. A 16-bit binary code (the write-per-bit
mask) is input to the device through the DQ pins and latched on the falling edge of RAS. The write-per-bit mask
selects which of the 16 DQs are to be written and which are not. After RAS has latched the on-chip write-per-bit
mask, input data is driven onto the DQ pins and is latched on either the falling edge of WE or the first falling edge
of CASx, whichever occurs later. CASL enables the lower byte (DQ0
–
DQ7) to be written through the mask and
CASU enables the upper byte (DQ8
–
DQ15) to be written through the mask. If a write-mask-low (write
mask = 0) is strobed into a particular DQ pin on the falling edge of RAS, data is not written to that DQ. If a
write-mask-high (write mask = 1) is strobed into a particular DQ pin on the falling edge of RAS, data is written
to that DQ (see Figure 7).
RAS
CASL
CASU
WE
DQ0
–
DQ15
Valid Input
th(WLD)
tsu(DQR)
tsu(DWL)
th(RDQ)
Write Mask
See
“
timing requirements over recommended ranges of supply voltage and operating free-air temperature
”
table.
Figure 7. Example of a Nonpersistent Write-Per-Bit (Late-Write) Operation
相關PDF資料 |
PDF描述 |
|---|---|
| TMS418169P-60 | 1048576-WORD BY 16-BIT EXTENDED DATA OUT HIGH-SPEED DRAMS |
| TMS418169P-70 | 1048576-WORD BY 16-BIT EXTENDED DATA OUT HIGH-SPEED DRAMS |
| TMS418169P-80 | 1048576-WORD BY 16-BIT EXTENDED DATA OUT HIGH-SPEED DRAMS |
| TMS4500A-15NL | DRAM Controller |
| TMS4500A-20FN | DRAM Controller |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TMS4161FML-15 | 制造商:Texas Instruments 功能描述: |
| TMS4164 DIE | 制造商:Texas Instruments 功能描述: |
| TMS416400 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:4194304-WORD BY 4-BIT HIGH-SPEED DRAMS |
| TMS416400-60DZ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 Fast Page Mode DRAM |
| TMS416400-70DZ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 Fast Page Mode DRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。