參數(shù)資料
型號(hào)： TMS370CX8X
廠商： Texas Instruments, Inc.
元件分類： 8位微控制器
英文描述： 8-BIT MICROCONTROLLER
中文描述： 8位微控制器
文件頁(yè)數(shù)： 7/54頁(yè)
文件大小： 785K
代理商： TMS370CX8X
TMS370Cx9x
8-BIT MICROCONTROLLER
SPNS036B – JANUARY 1996 – REVISED FEBRUARY 1997
7
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
CPU (continued)
The ’x9x CPU architecture provides the following components:
CPU registers:
–
A stack pointer that points to the last entry in the memory stack
–
A status register that monitors the operation of the instructions and contains the global-interrupt-enable
bits
–
A program counter (PC) that points to the memory location of the next instruction to be executed
A memory map that includes :
–
128 bytes of general-purpose RAM that can be data memory storage, program instructions,
general-purpose register, or the stack (can be located only in the first 128 bytes)
–
A peripheral file that provides access to all internal peripheral modules, system-wide control functions,
and EEPROM/EPROM programming control
–
A 256-byte EEPROM module that provides in-circuit programmability and data retention in power-off
conditions
–
4K bytes of ROM or 8K bytes of EPROM program memory
stack pointer (SP)
The SP is an 8-bit CPU register. Stack operates as a last-in, first-out, read/write memory. The stack is used
typically to store the return address on subroutine calls as well as the status register contents during interrupt
sequences.
The SP points to the last entry or to the top of the stack. The SP increments automatically before data is pushed
onto the stack and decrements after data is popped from the stack. The stack can be located only in the first
128 bytes of the on-chip RAM memory.
status register (ST)
The ST monitors the operation of the instructions and contains the global-interrupt-enable bits. The ST includes
four status bits (condition flags) and two interrupt-enable bits:
The four status bits indicate the outcome of the previous instruction; conditional instructions (for example,
the conditional jump instructions) use these status bits to determine program flow.
The two interrupt-enable bits control the two interrupt levels.
The ST register and status bit notation are shown in Table 3.
Table 3. Status Register
ááááááááááááááááááááááááááááá
7
ááááááááááááááááááááááááááááá
ááááááááááááááááááááááááááááá
R = read, W = write, 0 = value after reset
6
5
4
3
2
1
0
C
N
Z
V
IE2
IE1
Reserved
Reserved
相關(guān)PDF資料
PDF描述
TMS370CX9X 8-BIT MICROCONTROLLER
TMS370C311A 8-BIT MICROCONTROLLER
TMS370C353A 8-BIT MICROCONTROLLER
TMS370 RADIO FREQUENCY I DENTIFICATION SYSTEMS
TMS3705A RADIO FREQUENCY I DENTIFICATION SYSTEMS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS370P16A27FNQ 制造商:Texas Instruments 功能描述:
TMS37112B3 WAF 制造商:Texas Instruments 功能描述:
TMS37122DPWRG4 制造商:Texas Instruments 功能描述:3D Analog Front-end, TITL
TMS37145TEAIE 制造商:Texas Instruments 功能描述:
TMS37145TEAIEG 制造商:Texas Instruments 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*