參數(shù)資料
型號(hào): TMS32C6415EZLZA6E3
廠商: Texas Instruments, Inc.
元件分類: 數(shù)字信號(hào)處理
英文描述: FIXED-POINT DIGITAL SIGNAL PROCESSORS
中文描述: 定點(diǎn)數(shù)字信號(hào)處理器
文件頁數(shù): 105/141頁
文件大?。?/td> 2234K
代理商: TMS32C6415EZLZA6E3
TMS320C6414, TMS320C6415, TMS320C6416
FIXED-POINT DIGITAL SIGNAL PROCESSORS
SPRS146N
FEBRUARY 2001
REVISED MAY 2005
105
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
1443
RESET TIMING
timing requirements for reset
(see Figure 37)
NO.
5E0, A
5E0,
6E3, A
6E3,
7E3
UNIT
MIN
10P
250
MAX
1
t
w(RST)
Width of the RESET pulse (PLL stable)
Width of the RESET pulse (PLL needs to sync up)
§
Setup time, boot configuration bits valid before RESET high
Hold time, boot configuration bits valid after RESET high
ns
μ
s
ns
ns
16
17
t
su(boot)
t
h(boot)
t
su(PCLK-RSTH)
4E or 4C
#
4P
18
Setup time, PCLK active before RESET high
||
32N
ns
P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns.
This parameter applies to CLKMODE x1 when CLKIN is stable, and applies to CLKMODE x6, x12 when CLKIN and PLL are stable.
§
This parameter applies to CLKMODE x6, x12 only (it does not apply to CLKMODE x1). The RESET signal is not connected internally to the clock
PLL circuit. The PLL, however, may need up to 250
μ
s to stabilize following device power up or after PLL configuration has been changed. During
that time, RESET must be asserted to ensure proper device operation. See the
clock PLL
section for PLL lock times.
EMIFB address pins BEA[20:13, 11, 7] are the boot configuration pins during device reset.
#
E = 1/AECLKIN clock frequency in ns. C = 1/CLKIN clock frequency in ns. Select whichever value is larger for the
MIN
parameter.
||
N = the PCI input clock (PCLK) period in ns. When PCI is enabled (PCI_EN = 1), this parameter
must
be met.
switching characteristics over recommended operating conditions during reset
(see Figure 37)
NO.
PARAMETER
5E0, A
5E0,
6E3, A
6E3,
7E3
UNIT
MIN
2E
2E
2E
MAX
2
3
4
5
6
7
8
9
10
11
12
13
14
15
t
d(RSTL-ECKI)
t
d(RSTH-ECKI)
t
d(RSTL-ECKO1HZ)
t
d(RSTH-ECKO1V)
t
d(RSTL-EMIFZHZ)
t
d(RSTH-EMIFZV)
t
d(RSTL-EMIFHIV)
t
d(RSTH-EMIFHV)
t
d(RSTL-EMIFLIV)
t
d(RSTH-EMIFLV)
t
d(RSTL-LOWIV)
t
d(RSTH-LOWV)
t
d(RSTL-ZHZ)
t
d(RSTH-ZV)
Delay time, RESET low to ECLKIN synchronized internally
Delay time, RESET high to ECLKIN synchronized internally
Delay time, RESET low to ECLKOUT1 high impedance
Delay time, RESET high to ECLKOUT1 valid
Delay time, RESET low to EMIF Z high impedance
Delay time, RESET high to EMIF Z valid
Delay time, RESET low to EMIF high group invalid
Delay time, RESET high to EMIF high group valid
Delay time, RESET low to EMIF low group invalid
Delay time, RESET high to EMIF low group valid
Delay time, RESET low to low group invalid
Delay time, RESET high to low group valid
Delay time, RESET low to Z group high impedance
Delay time, RESET high to Z group valid
3P + 20E
8P + 20E
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
8P + 20E
3P + 4E
8P + 20E
2E
16E
2E
8P + 20E
2E
8P + 20E
0
11P
0
2P
8P
P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns.
E = the EMIF input clock (ECLKIN, CPU/4 clock, or CPU/6 clock) period in ns for EMIFA or EMIFB.
EMIF Z group consists of:
AEA[22:3], BEA[20:1], AED[63:0], BED[15:0], CE[3:0], ABE[7:0], BBE[1:0], ARE/SDCAS/SADS/SRE,
AWE/SDWE/SWE, and AOE/SDRAS/SOE, SOE3, ASDCKE, and PDT.
EMIF high group consists of: AHOLDA and BHOLDA (when the corresponding HOLD input is high)
EMIF low group consists of:
ABUSREQ and BBUSREQ; AHOLDA and BHOLDA (when the corresponding HOLD input is low)
Low group consists of:
XSP_CS, CLKX2/XSP_CLK, and DX2/XSP_DO; all of which apply only when PCI EEPROM (BEA13)
is enabled (with PCI_EN = 1 and MCBSP2_EN = 0). Otherwise, the CLKX2/XSP_CLK and DX2/XSP_DO
pins are in the Z group. For more details on the PCI configuration pins, see the Device Configurations section
of this data sheet.
Z group consists of:
HD[31:0]/AD[31:0], CLKX0, CLKX1/URADDR4, CLKX2/XSP_CLK, FSX0, FSX1/UXADDR3, FSX2, DX0,
DX1/UXADDR4, DX2/XSP_DO, CLKR0, CLKR1/URADDR2, CLKR2, FSR0, FSR1/UXADDR2, FSR2,
TOUT0, TOUT1, TOUT2, GP[8:0], GP10/PCBE3, HR/W/PCBE2, HDS2/PCBE1, PCBE0, GP13/PINTA,
GP11/PREQ, HDS1/PSERR, HCS/PPERR, HCNTL1/PDEVSEL, HAS/PPAR, HCNTL0/PSTOP,
HHWIL/PTRDY (16-bit HPI mode only), HRDY/PIRDY, HINT/PFRAME, UXDATA[7:0], UXSOC, UXCLAV,
and URCLAV.
相關(guān)PDF資料
PDF描述
TMS32C6416CGLSA6E3 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS32C6416CZLZA6E3 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS32C6416DZLZA6E3 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS34061FNL Non-VGA Video Controller
SM34061GB Non-VGA Video Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS32C6416DGLZ5E0 功能描述:IC DSP FIXED-POINT 532-BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:TMS320C6414T/15T/16T 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
TMS32C6416DGLZ6E3 功能描述:IC DSP FIXED-POINT 532-BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:TMS320C6414T/15T/16T 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
TMS32C6416DGLZ7E3 功能描述:IC FIXED-POINT DSP 532-FCBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:TMS320C6414T/15T/16T 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
TMS32C6416DGLZA5E0 制造商:Rochester Electronics LLC 功能描述:LAPLACE EXTENDED TEMP (-40C TO 105C) - Bulk
TMS32C6416DGLZW5E0 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: