參數資料
型號: TMS32C6411GLZ
廠商: Texas Instruments, Inc.
元件分類: 數字信號處理
英文描述: FIXED POINT DIGITAL SIGNAL PROCESSOR
中文描述: 定點數字信號處理器
文件頁數: 103/119頁
文件大?。?/td> 1742K
代理商: TMS32C6411GLZ
SPRS196H MARCH 2002 REVISED JULY 2004
103
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
MULTICHANNEL BUFFERED SERIAL PORT (McBSP) TIMING (CONTINUED)
switching characteristics over recommended operating conditions for McBSP
(see Figure 51)
NO.
PARAMETER
300
MIN
UNIT
MAX
1
td(CKSH-CKRXH)
Delay time, CLKS high to CLKR/X high for internal CLKR/X generated
from CLKS input
1.4
10
ns
2
tc(CKRX)
tw(CKRX)
td(CKRH-FRV)
Cycle time, CLKR/X
CLKR/X int
4P or 6.67§#
ns
3
Pulse duration, CLKR/X high or CLKR/X low
CLKR/X int
C 1||
C + 1||
ns
4
Delay time, CLKR high to internal FSR valid
CLKR int
2.1
3
ns
9
td(CKXH-FXV)
Delay time, CLKX high to internal FSX valid
CLKX int
1.7
3
ns
CLKX ext
1.7
9
12
tdis(CKXH-DXHZ)
Disable time, DX high impedance following last
data bit from CLKX high
CLKX int
3.9
4
ns
CLKX ext
2.0
9
13
td(CKXH-DXV)
Delay time, CLKX high to DX valid
CLKX int
3.9 + D1
4 + D2
ns
CLKX ext
2.0 + D1
9 + D2
14
td(FXH-DXV)
Delay time, FSX high to DX valid
FSX int
2.3 + D1
5.6 + D2
ns
ONLY applies when in data
delay 0 (XDATDLY = 00b) mode
FSX ext
1.9 + D1
9 + D2
CLKRP = CLKXP = FSRP = FSXP = 0. If polarity of any of the signals is inverted, then the timing references of that signal are also inverted.
Minimum delay times also represent minimum output hold times.
§Minimum CLKR/X cycle times are based on internal logic speed; the maximum usable speed may be lower due to EDMA limitations and AC timing
requirements.
P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.
#Use whichever value is greater.
||C =
H or L
S =
sample rate generator input clock = 4P if CLKSM = 1 (P = 1/CPU clock frequency)
=
sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)
H =
CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even
= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero
L =
CLKX low pulse width
= (CLKGDV/2) * S if CLKGDV is even
= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero
CLKGDV should be set appropriately to ensure the McBSP bit rate does not exceed the maximum limit (see footnote above).
Extra delay from CLKX high to DX valid applies
only
to the first data bit of a device, if and only if DXENA = 1 in SPCR.
if DXENA = 0, then D1 = D2 = 0
if DXENA = 1, then D1 = 4P, D2 = 8P
Extra delay from FSX high to DX valid
applies
only
to the first data bit of a device
, if and only if DXENA = 1 in SPCR.
if DXENA = 0, then D1 = D2 = 0
if DXENA = 1, then D1 = 4P, D2 = 8P
相關PDF資料
PDF描述
TMS32C6411ZLZ FIXED POINT DIGITAL SIGNAL PROCESSOR
TMX320C6411AGLZ FIXED POINT DIGITAL SIGNAL PROCESSOR
TMX320C6411AZLZ FIXED POINT DIGITAL SIGNAL PROCESSOR
TMX320C6411GLZ FIXED POINT DIGITAL SIGNAL PROCESSOR
TMX320C6411ZLZ FIXED POINT DIGITAL SIGNAL PROCESSOR
相關代理商/技術參數
參數描述
TMS32C6414CGLZ5E0 制造商:Rochester Electronics LLC 功能描述:- Bulk
TMS32C6414CGLZ6E3 制造商:Rochester Electronics LLC 功能描述:LAPLACE REV 1.03, 600 MHZ, 133 MHZ EMIF - Bulk
TMS32C6414DGLZ5E0 功能描述:IC DSP FIXED-POINT 532-BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數字式信號處理器) 系列:TMS320C6414T/15T/16T 標準包裝:2 系列:StarCore 類型:SC140 內核 接口:DSI,以太網,RS-232 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應商設備封裝:431-FCPBGA(20x20) 包裝:托盤
TMS32C6414DGLZ7E3 功能描述:IC FIXED-POINT DSP 532-FCBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數字式信號處理器) 系列:TMS320C6414T/15T/16T 標準包裝:2 系列:StarCore 類型:SC140 內核 接口:DSI,以太網,RS-232 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應商設備封裝:431-FCPBGA(20x20) 包裝:托盤
TMS32C6414DGLZA5E0 制造商:Rochester Electronics LLC 功能描述:LAPLACE EXTENDED TEMP (-40C TO 105C) - Bulk