參數(shù)資料
型號： TMS320LFC2407A
廠商： Texas Instruments, Inc.
元件分類： 數(shù)字信號處理
英文描述： DSP CONTROLLERS
中文描述： DSP控制器
文件頁數(shù)： 13/133頁
文件大?。?/td> 1672K
代理商： TMS320LFC2407A
SPRS145J JULY 2000 REVISED NOVEMBER 2004
13
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
pin functions (continued)
Table 2. LF240xA and LC240xA Pin List and Package Options
(Continued)
PIN NAME
LF2407A
(144-PGE)
2406A
(100-PZ)
LC2404A
(100-PZ)
2403A,
LC2402A
(64-PAG)
and
2402A
(64-PG)
DESCRIPTION
CONTROLLER AREA NETWORK (CAN), SERIAL COMMUNICATIONS INTERFACE (SCI), SERIAL PERIPHERAL INTERFACE (SPI)
CANRX
70
49
IOPC7
70
49
49
CANRX/
IOPC7
63
CAN receive data or GPIO (LF2403A)
(
↑
)
63
GPIO only (2402A)
(
↑
)
CANTX/
IOPC6
CANTX
72
50
64
CAN transmit data or GPIO (LF2403A)
(
↑
)
IOPC6
72
50
50
64
GPIO only (2402A)
(
↑
)
SCITXD/
IOPA0
25
17
17
43
SCI asynchronous serial port transmit data or GPIO
(
↑
)
SCIRXD/
IOPA1
26
18
18
44
SCI asynchronous serial port receive data or or
GPIO
(
↑
)
SPICLK/
IOPC4
SPICLK
35
24
24
47
SPI clock or GPIO (LF2403A)
(
↑
)
IOPC4
35
24
24
47
GPIO only (2402A)
(
↑
)
SPISIMO/
IOPC2
SPISIMO
30
21
21
45
SPI slave in, master out or GPIO (LF2403A)
(
↑
)
SPI slave out, master in or GPIO (LF2403A)
(
↑
)
(
↑
)
IOPC2
30
21
21
45
GPIO only (2402A)
SPISOMI/
IOPC3
SPISOMI
32
22
22
46
(
↑
)
IOPC3
32
22
22
46
GPIO only (2402A)
SPISTE/
IOPC5
SPISTE
33
23
23
SPI slave transmit-enable (optional) or GPIO
(
↑
)
IOPC5
33
23
23
EXTERNAL INTERRUPTS, CLOCK
RS
133
93
93
28
Device Reset (in) and Watchdog Reset (out).
Device reset. RS causes the device to terminate execution
and to set PC = 0. When RS is brought to a high level,
execution begins at location 0x0000 of program memory.
This pin is driven low by the DSP when a watchdog reset
occurs. During watchdog reset, the RS pin will be driven
low for the watchdog reset duration of 128 CLKIN cycles.
The output buffer of this pin is an open-drain with an
internal pullup (20
μ
A, typical). It is recommended that this
pin be driven by an open-drain device.
Power drive protection interrupt input. This interrupt, when
activated, puts the PWM output pins (EVA) in the
high-impedance state should motor drive/power converter
abnormalities, such as overvoltage or overcurrent, etc.,
arise. PDPINTA is a falling-edge-sensitive interrupt.
(
↑
)
PDPINTA
7
6
6
36
(
↑
)
Bold, italicized pin names
indicate pin function after reset.
GPIO General-purpose input/output pin. All GPIOs come up as input after reset.
§It is highly recommended that VCCA be isolated from the digital supply voltage (and VSSA from digital ground) to maintain the specified accuracy
and improve the noise immunity of the ADC.
Only when all of the following conditions are met: EMU1/OFF is low, TRST is low, and EMU0 is high
#No power supply pin (VDD, VDDO, VSS, or VSSO) should be left unconnected. All power supply pins must be connected appropriately for proper
device operation.
LEGEND:
↑
Internal pullup
↓
Internal pulldown
(Typical active pullup/pulldown value is
±
16
μ
A.)
相關(guān)PDF資料
PDF描述
TMS320LF2404A DSP CONTROLLERS
TMS32C5402PGER10G4 FIXED-POINT DIGITAL SIGNAL PROCESSOR
TMS34020 GRAPHICS PROCESSORS
TMS3450NL LED DUPLEX DIGITAL RADIO CLOCK
TMS3471CFS 780- 】 488-pixel ccd image sensor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS320M640AGNZ4 制造商:Texas Instruments 功能描述:TMS320DM640 548PIN FCBGA PG2.0 - Trays
TMS320M641AGDK5 制造商:Texas Instruments 功能描述:TMS320DM641AGDK PG2 548 PIN FCBGA 500MHZ - Trays
TMS320M641AGDK6 制造商:Texas Instruments 功能描述:TMS320DM641AGDK PG2 548 PIN FCBGA - Trays
TMS320M641AGNZ5 制造商:Texas Instruments 功能描述:TMS320DM641A 548PIN FCBGA PG2.0 500MHZ - Trays
TMS320M641AGNZ6 制造商:Texas Instruments 功能描述:TMS320DM641A 548PIN FCBGA PG2.0 600 MHZ - Trays
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*