參數(shù)資料
型號: TMS320LFC2406A
廠商: Texas Instruments, Inc.
元件分類: 數(shù)字信號處理
英文描述: DSP CONTROLLERS
中文描述: DSP控制器
文件頁數(shù): 49/133頁
文件大小: 1672K
代理商: TMS320LFC2406A
SPRS145J JULY 2000 REVISED NOVEMBER 2004
49
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
input qualifier circuitry
An input-qualifier circuitry qualifies the input signal to the CAP16, QEP14, XINT1/2, ADCSOC and
PDPINTA/B pins in the 240xA devices. (The I/O functions of these pins do not use the input-qualifier circuitry).
The state of the internal input signal will change only after the pin is high/low for 6(12) clock edges. This ensures
that a glitch smaller than 5(11) CLKOUT cycles wide will not change the internal pin input state. The user must
hold the pin high/low for 6(12) cycles to ensure the device will see the level change. Bit 6 of the SCSR2 register
controls whether 6 clock edges (bit 6 = 0) or 12 clock edges (bit 6 = 1) are used to block 5- or 11-cycle glitches.
On the LC2402A, input qualification is for the CAP1, CAP2, CAP3, PDPINTA, and XINT2/ADCSOC pins.
enhanced analog-to-digital converter (ADC) module
A simplified functional block diagram of the ADC module is shown in Figure 12. The ADC module consists of
a 10-bit ADC with a built-in sample-and-hold (S/H) circuit. Functions of the ADC module include:
10-bit ADC core with built-in S/H
16-channel, MUXed inputs
Autosequencing capability provides up to 16 “autoconversions” in a single session. Each conversion can
be programmed to select any 1 of 16 input channels
Sequencer can be operated as two independent 8-state sequencers or as one large 16-state sequencer
(i.e., two cascaded 8-state sequencers)
Sixteen result registers (individually addressable) to store conversion values
The digital value of the input analog voltage is derived by:
Digital Value
1024
Input Analog Voltage
V
REFHI
V
REFLO
V
REFLO
Digital Value = 0
Digital Value = 1023
when input
V
REFLO
when V
REFLO
< input < V
REFHI
when input
V
REFHI
Note:
All fractional values are truncated.
Multiple triggers as sources for the start-of-conversion (SOC) sequence
S/W software immediate start
EVA Event manager A (multiple event sources within EVA)
EVB Event manager B (multiple event sources within EVB)
Ext External pin (ADCSOC)
Flexible interrupt control allows interrupt request on every end-of-sequence (EOS) or every other EOS
Sequencer can operate in “start/stop” mode, allowing multiple “time-sequenced triggers” to synchronize
conversions
EVA and EVB triggers can operate independently in dual-sequencer mode
Sample-and-hold (S/H) acquisition time window has separate prescale control
NOTE: The calibration and self-test features are not present in 240xA devices.
相關PDF資料
PDF描述
TMS320LFC2407A DSP CONTROLLERS
TMS320LF2404A DSP CONTROLLERS
TMS32C5402PGER10G4 FIXED-POINT DIGITAL SIGNAL PROCESSOR
TMS34020 GRAPHICS PROCESSORS
TMS3450NL LED DUPLEX DIGITAL RADIO CLOCK
相關代理商/技術參數(shù)
參數(shù)描述
TMS320M640AGNZ4 制造商:Texas Instruments 功能描述:TMS320DM640 548PIN FCBGA PG2.0 - Trays
TMS320M641AGDK5 制造商:Texas Instruments 功能描述:TMS320DM641AGDK PG2 548 PIN FCBGA 500MHZ - Trays
TMS320M641AGDK6 制造商:Texas Instruments 功能描述:TMS320DM641AGDK PG2 548 PIN FCBGA - Trays
TMS320M641AGNZ5 制造商:Texas Instruments 功能描述:TMS320DM641A 548PIN FCBGA PG2.0 500MHZ - Trays
TMS320M641AGNZ6 制造商:Texas Instruments 功能描述:TMS320DM641A 548PIN FCBGA PG2.0 600 MHZ - Trays