
www.ti.com
TMS320C6421
Fixed-Point Digital Signal Processor
SPRS346C–JANUARY 2007–REVISED NOVEMBER 2007
Table 3-37. EMIFA Block Major Configuration Choices
MAJ OR
CONFIG.
OPTION
PINMUX SELECTION FIELDS
RESULTING PERIPHERALS/PINS
AEM
RMII
CS3SEL
CS4SEL
CS5SEL
EMIFA
(1)
RMII
GPIO
58 GP Pins:
GP[96:89], GP[54:5]
A
000
0
0
0
0
-
-
RMII:
RMRXER, RMRXD[1:0],
RMTXD[1:0], REFCLK,
RMCRSDV, RMTXEN
50 GP Pins:
GP[96:89], GP[54:53],
GP[51:34], GP[26:5],
B
000
1
0
0
0
-
8-bit EMIFA (Async) Pinout
Mode 2:
EM_A[21:0], EM_D[7:0],
EM_R/W, EM_CS2,
EM_BA[1:0],
EM_WAIT/(RDY/BSY),
EM_WE, EM_OE
13 GP pins:
GP[54:52], GP[31:22]
Optional Selection:
GP[33] (CS5SEL = 0),
GP[32] (CS4SEL = 0),
GP[13] (CS3SEL = 0)
C
010
0
0 or 1
0 or 1
0 or 1
-
Optional Selection:
EM_CS5 (CS5SEL = 1),
EM_CS4 (CS4SEL = 1),
EM_CS3 (CS3SEL = 1)
8-bit EMIFA (Async) Pinout
Mode 2:
EM_A[21:0], EM_D[7:0],
EM_R/W, EM_CS2,
EM_BA[1:0],
EM_WAIT/(RDY/BSY),
EM_WE, EM_OE
7 GP pins:
GP[54:53], GP[26:22]
RMII:
RMRXER, RMRXD[1:0],
RMTXD[1:0], REFCLK,
RMCRSDV, RMTXEN
D
010
1
0 or 1
0
0
Optional Selection:
GP[13] (CS3SEL = 0)
Optional Selection:
EM_CS3 (CS3SEL = 1)
8-bit EMIFA (NAND) Pinout
Mode 5:
EM_D[7:0], EM_A[2:1],
EM_CS2,
EM_WAIT/(RDY/BSY),
EM_WE, EM_OE
44 GP pins:
GP[96:89], GP[54:34],
GP[31:22], GP[11:10],
GP[7:5]
E
101
0
0 or 1
0 or 1
0 or 1
-
Optional Selection:
GP[33] (CS5SEL = 0),
GP[32] (CS4SEL = 0),
GP[13] (CS3SEL = 0)
Optional Selection:
EM_CS5 (CS5SEL = 1),
EM_CS4 (CS4SEL = 1),
EM_CS3 (CS3SEL = 1)
8-bit EMIFA (NAND) Pinout
Mode 5:
EM_D[7:0], EM_A[2:1],
EM_CS2,
EM_WAIT/(RDY/BSY),
EM_WE, EM_OE
38 GP pins:
GP[96:89], GP[54:34],
GP[26:22], GP[11:10],
GP[7:5]
RMII:
RMRXER, RMRXD[1:0],
RMTXD[1:0], REFCLK,
RMCRSDV, RMTXEN
F
101
1
0 or 1
0
0
Optional Selection:
GP[13] (CS3SEL = 0)
Optional Selection:
EM_CS3 (CS3SEL = 1)
(1)
The EMIFA pins EM_WAIT/(RDY/BSY), EM_OE, and EM_WE are non-multiplexed pins. They are available in all the configuration
options. However, they are only useful if additional EMIFA pins are functional. Therefore in this table, these pins are only listed in
configuration options C,D,E, and F.
The following is an example on how to read
Table 3-37
. For example, the "PINMUX Selection Fields"
columns indicate that Major Configuration Choice C is selected through setting PINMUX0.AEM = 010b
and PINMUX0.RMII = 0. Other PINMUX0 fields CS3SEL, CS4SEL, and CS5SEL can be set to either 0 or
1 based on the system's EMIFA Chip Select space need. The "Resulting Peripherals/Pins" columns
indicate that Major Configuration Option C can support the following combination of pin functions:
Pins for 8-bit EMIFA (Async or NAND) function with EMIFA Chip Select space 2 (EM_CS2). If
additional Chip Select spaces are needed, set the corresponding PINMUX bit (CS5SEL, CS4SEL,
and/or CS3SEL) to 1.
At least 13 GPIO pins. If the additional Chip Select spaces from EM_CS3, EM_CS4, or EM_CS5 are
not needed, the corresponding PINMUX bit (CS3SEL, CS4SEL, and/or CS5SEL) can be set to 0 to get
additional GPIO pins.
3.7.3.11.2
EMIFA Block Pin-By-Pin Multiplexing Summary
This section summarizes the EMIFA Block muxing on a pin-by-pin basis. It provides an alternative view to
pin muxing in the EMIFA Block. It summarizes the EMIFA Block pin muxing by dividing up the EMIFA
Block based on the PINMUX field that controls the pins. To determine the actual EMIFA Major
Configuration Option for the application need, see
Section 3.7.3.11.1
,
EMIFA Block Major Configuration
Choices
.
Submit Documentation Feedback
Device Configurations
103