參數(shù)資料
型號(hào): TMS28F010B-90
廠商: Texas Instruments, Inc.
英文描述: 131072 BY 8-BIT FLASH MEMORY
中文描述: 131072 8位快閃記憶體
文件頁(yè)數(shù): 7/23頁(yè)
文件大小: 332K
代理商: TMS28F010B-90
TMS28F010B
131072 BY 8-BIT
FLASH MEMORY
SMJS824B – MAY 1995 – REVISED AUGUST 1997
7
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
command register
The command register controls the program and erase functions of the TMS28F010B. The algorithm-selection
mode can be activated using the command register in addition to the previously described method. When V
PP
is high, the contents of the command register and the function being performed can be changed. The command
register is written to when E is low and W is pulsed low. The address is latched on the leading edge of the pulse,
while the data is latched on the trailing edge. Accidental programming or erasure is minimized because two
commands must be executed to invoke either operation. The command register is inhibited when V
CC
is below
the erase/write lockout voltage, V
LKO
.
power supply considerations
Each device should have a 0.1-
μ
F ceramic capacitor connected between V
CC
and V
SS
to suppress circuit noise.
Changes in current drain on V
PP
require it to have a bypass capacitor as well. Printed-circuit traces for both
power supplies should be appropriate to handle the current demand.
command definitions
See Table 3 for command definitions.
Table 3. Command Definitions
COMMAND
REQUIRED
BUS
CYCLES
FIRST BUS CYCLE
SECOND BUS CYCLE
OPERATION
ADDRESS
DATA
OPERATION
ADDRESS
DATA
Read
1
Write
X
00h
Read
RA
RD
Algorithm-Selection Mode
3
Write
X
90h
Read
0000
0001
89h
B4h
Set-Up-Erase/Erase
2
Write
X
20h
Write
X
20h
Erase Verify
2
Write
EA
A0h
Read
X
EVD
Set-Up-Program/Program
2
Write
X
40h
Write
PA
PD
Program Verify
2
Write
X
C0h
Read
X
PVD
Reset
Modes of operation are defined in Table 1.
Legend:
EA
Address of memory location to be read during erase verify
RA
Address of memory location to be read
PA
Address of memory location to be programmed. Address is latched on the falling edge of W
RD
Data read from location RA during the read operation
EVD
Data read from location EA during erase verify
PD
Data to be programmed at location PA. Data is latched on the rising edge of W
PVD
Data read from location PA during program verify
2
Write
X
FFh
Write
X
FFh
read command
Memory contents can be accessed while V
PP
is high or low. When V
PP
is high, writing 00h into the command
register invokes the read operation. When the device is powered up, the default contents of the command
register are 00h and the read operation is enabled. The read operation remains enabled until a different valid
command is written to the command register.
algorithm-selection mode command
The algorithm-selection mode is activated by writing 90h into the command register. The
manufacturer-equivalent code (89h) is identified by the value read from address location 0000h, and the
device-equivalent code (B4h) is identified by the value read from address location 0001h.
相關(guān)PDF資料
PDF描述
TMS28F400BZ 8-BIT/262144 BY 16-BIT BOOT-BLOCK FLASH MEMORIES
TMS28F400BZB80BDBJE 8-BIT/262144 BY 16-BIT BOOT-BLOCK FLASH MEMORIES
TMS28F400BZB80BDBJL 8-BIT/262144 BY 16-BIT BOOT-BLOCK FLASH MEMORIES
TMS28F400BZT80BDBJE 8-BIT/262144 BY 16-BIT BOOT-BLOCK FLASH MEMORIES
TMS28F400BZT90BDBJE 8-BIT/262144 BY 16-BIT BOOT-BLOCK FLASH MEMORIES
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS28F010B-90C4DDE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 Flash EEPROM
TMS28F010B-90C4DDE4 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 Flash EEPROM
TMS28F010B-90C4DDL 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 Flash EEPROM
TMS28F010B-90C4DDL4 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 Flash EEPROM
TMS28F010B-90C4DDQ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 Flash EEPROM