- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384014 > TMC2491A (Fairchild Semiconductor Corporation) Multistandard Digital Video Encoder(多標(biāo)準(zhǔn)數(shù)字視頻編碼器) PDF資料下載
參數(shù)資料
| 型號(hào)： | TMC2491A |
| 廠商： | Fairchild Semiconductor Corporation |
| 英文描述： | Multistandard Digital Video Encoder(多標(biāo)準(zhǔn)數(shù)字視頻編碼器) |
| 中文描述： | 多標(biāo)準(zhǔn)數(shù)字視頻編碼器（多標(biāo)準(zhǔn)數(shù)字視頻編碼器） |
| 文件頁數(shù)： | 11/36頁 |
| 文件大?。?/td> | 208K |
| 代理商： | TMC2491A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
PRODUCT SPECIFICATION
TMC2490A/TMC2491A
11
General Purpose Port
The TMC2490(1)A provides a general purpose I/O port for
system utility functions. Input, output, and sync functions
are implemented. Register 0E is the General Purpose Regis-
ter.
Full functionality is provided when the encoder is in Serial
control mode (SER = LOW). Most of the functions are avail-
able in parallel interface mode (SER = HIGH).
General Purpose Input (serial mode only)
Bits 7 and 6 of Register 0E are general purpose inputs. When
the encoder is in serial control mode, data bits D
7
and D
6
are
mirrored to these register locations. When Register 0E is
read, the states of bits 7 and 6 reflect the TTL logic levels
present on D
7
and D
6
, respectively, at the time of read com-
mand execution. Writing to these bits has no effect.
This function is not available when the encoder is in parallel
control mode.
General Purpose Output
Register 0E read/write bits 5-2 are connected to pins D
5-2
,
respectively, when the encoder is in serial control mode. The
output pins continually reflects the values most recently writ-
ten into register 0E (1 = HIGH, 0 = LOW). Note that these
pins are always driven outputs when the encoder is in serial
control mode.
When register 0E is read, these pins report the values previ-
ously stored in the corresponding register bits, i.e., it acts as
a read/write register. When the encoder is in parallel control
mode, this reading produces the output bit values on the cor-
responding data pins, just as in the serial control mode. How-
ever, the values are only present when reading register 0E.
The controller can command a continuous read on this regis-
ter to produce continuous outputs from these pins.
Burst Flag and Composite Sync (output/
read-only)
Register 0E bit 1 is associated with the encoder burst flag. It
is a 1 (HIGH) from just before the start of the color burst to
just after the end of the burst. It is a 0 (LOW) at all other
times.
Register 0E bit 0 outputs the encoder composite sync status.
It is a 0 (LOW) during horizontal and vertical sync tips. It is
a 1 (HIGH) at all other times.
These register bits may be read at any time over either the
serial or parallel control port. Since they are dynamic, their
states will change as appropriate during a parallel port read.
In fact, if the parallel control port is commanded to read reg-
ister 0E continually, the pins associated with these bits
behave as burst flag and composite sync timing outputs.
In serial control mode, these same data output pins (D
1-0
)
always act as a burst flag and composite sync TTL outputs,
the conditions of the serial control notwithstanding. The
states of the flags may be read over the serial port, but due to
the low frequency of the serial interface, it may be difficult to
get meaningful information.
Pixel Interface
The TMC2490(1)A interfaces with an 8-bit 13.5 Mpps (27
MHz) video datastream. It will automatically synchronize
with embedded Timing Reference Signals, per CCIR-656.
It also includes a master sync generator on-chip, which can
produce timing reference outputs.
CCIR-656 Mode
When operating in CCIR-656 Mode (MASTER = 0), the
TMC2490(1)A identifies the SAV and EAV 4-byte code-
words embedded in the video datastream to derive all timing.
Both SAV and EAV are required.
MASTER Mode
When in MASTER Mode (MASTER = 1), the Encoder
produces its own timing, and provides HSYNC, VSYNC (or
B/T), SELC, and PDC (or CBSEL) to the Pixel Data Source.
SELC Output
The SELC output toggles at 13.5 MHz (1/2 the pixel rate),
providing a phase reference for the multiplexed luma/chroma
CCIR-656 datastream. It is HIGH during the rising edge of
the clock intended to load chroma data. This is useful when
interfacing with a 16-bit data source, and can drive a Y/C
multiplexer.
CBSEL Output
The CBSEL output identifies the CB element of the C
B
-Y-
C
R
-Y CCIR-656 data sequence. It is HIGH during the rising
edge of the clock to load C
B
data. This will prevent uninten-
tionally swapping the C
B
and C
R
color components when
operating in MASTER mode and reading data from a
framestore.
PDC Output
The PDC output is a blanking signal, indicating when the
encoder expected to receive pixel data. When PDC is HIGH,
the incoming PD is encoded.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMCREOJ156KTR | Low ESR Tantalum Chip Capacitors |
| TMCR | Low ESR Tantalum Chip Capacitors |
| TMCRB1A106KTR | Low ESR Tantalum Chip Capacitors |
| TMCRB1A106MTR | Low ESR Tantalum Chip Capacitors |
| TMCRB1A107KTR | Low ESR Tantalum Chip Capacitors |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMC249A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High Current Microstep Stepper Motor Driver with sensorless stall detection, protection / diagnostics and SPI Interface |
| TMC249-A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High Current Microstep Stepper Motor Driver with Sensorless Stall D e t e c t i o n ,P rotection / Diagnosis and SPI Interface |
| TMC249A-LA | 制造商:Trinamic 功能描述:IC BRIDGE DRIVER SPI/ANLG 32QFN |
| TMC249A-SA | 制造商:Trinamic 功能描述:STEPPER MOTOR DRIVER SMD SO-28 制造商:Trinamic 功能描述:STEPPER MOTOR DRIVER, SMD, SO-28 制造商:Trinamic 功能描述:IC MOTOR DRIVER, FULL BRIDGE, 1mA SOIC-28; Motor Type:Full Bridge; No. of Outputs:8; Output Current:1mA; Output Voltage:34V; Driver Case Style:SOIC; No. of Pins:28; Supply Voltage Min:3V; Supply Voltage Max:5.5V; MSL:MSL 2 - 1 year ;RoHS Compliant: Yes |
| TMC249-EVAL | 制造商:Trinamic 功能描述:EVALUATION BOARD FOR TMC249 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。