- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384014 > TMC2490AR2C (FAIRCHILD SEMICONDUCTOR CORP) Multistandard Digital Video Encoder PDF資料下載
參數(shù)資料
| 型號： | TMC2490AR2C |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 顏色信號轉(zhuǎn)換 |
| 英文描述： | Multistandard Digital Video Encoder |
| 中文描述： | COLOR SIGNAL ENCODER, PQCC44 |
| 封裝： | PLASTIC, LCC-44 |
| 文件頁數(shù)： | 6/36頁 |
| 文件大小： | 510K |
| 代理商： | TMC2490AR2C |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
TMC2490A
PRODUCT SPECIFICATION
REV. 1.0.2 2/27/02
6
Table 2. Default Register Values on Reset
Control Register Definitions
Reg
00
01
02
03
Dflt
97
24
90(91)
xx
Reg
04
05
06
07
Dflt
00
01
00
00
Reg
08
09
0A
0B
Dflt
00
00
00
00
Reg
0C
0D
0E
0F
Dflt
00
00
00
F2
Reg
20
21
22
Dflt
80
80
00
Reg
00
01
02
03
Bit
7
–
0
7
–
0
7
–
0
7
–
0
Name
PARTID2
PARTID1
PARTID0
REVID
Description
Reads back 97h
Reads back 24h
Reads back 90h (91h)
Reads back a value corresponding to the revision letter of the silicon.
Global Control Register (04)
7
6
5
4
3
2
1
0
MASTER
NGSEL
YCDELAY
RAMPEN
YCDIS
COMPDIS
FORMAT
Reg
04
Bit
7
Name
MASTER
Description
Master Mode.
When MASTER = 1, the encoder generates its own video
timing and outputs signals VSYNC (or T/B), HSYNC, SELC, and PDC (or
CBSEL). When MASTER = 0, the TMC2490A extracts timing from the
embedded EAV codeword in the video datastream and optionally outputs
signals VSYNC (or T/B), HSYNC, SELC, and PDC (or CBSEL).
NTSC Gain Selection.
Luma to chroma delay.
When HIGH, the luminance path within the
TMC2490A is delayed by one PXCK period. The delay applies to both
COMPOSITE and LUMA outputs and may be used to compensate for group
delay variation of external filters. When LOW, luminance and chrominance
have the same latency.
Modulated ramp enable.
When HIGH, the TMC2490A outputs a modulated
ramp test signal. When LOW, incoming digital video is encoded.
LUMA, CHROMA disable.
When HIGH, the LUMA and CHROMA outputs
are disabled. Set LOW for normal enabled operation.
COMPOSITE disable.
When HIGH, the COMPOSITE output is disabled.
Set LOW for normal enabled operation.
Television standard select.
Selects basic H&V timing parameters and
subcarrier frequency. Pedestal level and chrominance bandwidth are
independently programmed.
04
04
6
5
NGSEL
YCDELAY
04
4
RAMPEN
04
3
YCDIS
04
2
COMPDIS
04
1
–
0
FORMAT
0 0 NTSC
0 1 PAL-B,G,H,I,N
1 0 PAL-M
1 1 Reserved
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMC2490 | Digital Video Encoders(數(shù)字視頻編碼器) |
| TMC2491A | Multistandard Digital Video Encoder(多標(biāo)準(zhǔn)數(shù)字視頻編碼器) |
| TMCREOJ156KTR | Low ESR Tantalum Chip Capacitors |
| TMCR | Low ESR Tantalum Chip Capacitors |
| TMCRB1A106KTR | Low ESR Tantalum Chip Capacitors |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMC2490AR2CT | 功能描述:視頻 IC RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| TMC249A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High Current Microstep Stepper Motor Driver with sensorless stall detection, protection / diagnostics and SPI Interface |
| TMC249-A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High Current Microstep Stepper Motor Driver with Sensorless Stall D e t e c t i o n ,P rotection / Diagnosis and SPI Interface |
| TMC249A-LA | 制造商:Trinamic 功能描述:IC BRIDGE DRIVER SPI/ANLG 32QFN |
| TMC249A-SA | 制造商:Trinamic 功能描述:STEPPER MOTOR DRIVER SMD SO-28 制造商:Trinamic 功能描述:STEPPER MOTOR DRIVER, SMD, SO-28 制造商:Trinamic 功能描述:IC MOTOR DRIVER, FULL BRIDGE, 1mA SOIC-28; Motor Type:Full Bridge; No. of Outputs:8; Output Current:1mA; Output Voltage:34V; Driver Case Style:SOIC; No. of Pins:28; Supply Voltage Min:3V; Supply Voltage Max:5.5V; MSL:MSL 2 - 1 year ;RoHS Compliant: Yes |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。