- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384012 > TMC22191R0C (FAIRCHILD SEMICONDUCTOR CORP) Digital Video Encoders/Layering Engine PDF資料下載
參數(shù)資料
| 型號： | TMC22191R0C |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 顏色信號轉(zhuǎn)換 |
| 英文描述： | Digital Video Encoders/Layering Engine |
| 中文描述： | COLOR SIGNAL ENCODER, PQCC84 |
| 封裝： | PLASTIC, LCC-84 |
| 文件頁數(shù)： | 20/60頁 |
| 文件大小： | 293K |
| 代理商： | TMC22191R0C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
TMC22091/TMC22191
PRODUCT SPECIFICATION
20
Control Register Definitions
(continued)
Standards Control Register (0F)
7
6
5
4
3
2
1
0
EFEN
SIX25
PALID
SETUP
YGAIN
CGAIN
Reg
0F
0F
Bit
7
6
Name
EFEN
SIX25
Function
Same as Register 0E bit 7, but read-only.
Select 625 lines per frame. When HIGH, the encoder assumes 625 line per
frame. When LOW, 525 lines per frame are assumed.
PAL select. When HIGH, Phase alternate line (PAL) operation is selected.
When LOW, operation conforms to NTSC standards.
Setup enable. When HIGH, a 7.5 IRE Pedestal is added to the output video.
when LOW, no pedestal is added.
Luminance gain settings are adjusted to conform to the following NTSC and
PAL standards:
0F
5
PALID
0F
4
SETUP
0F
3-2
YGAIN
0 0 NTSC without SETUP
0 1 NTSC-A and PAL-M
1 0 PAL-I and PAL-N
1 1 Reserved
Chrominance gain settings are adjusted to conform to the following NTSC and
PAL standards:
0F
1-0
CGAIN
0 0 NTSC without SETUP
0 1 NTSC-A and PAL-M
1 0 PAL-I and PAL-N
1 1 Reserved
Timing Registers (10-17)
Reg
10
Bit
7-0
Name
SY
Function
Horizontal sync tip length. This 8-bit register holds a value extending from 0 to
255 PCK cycles.
Breezeway length. This 8-bit register holds a value extending from 0 to 255
PCK cycles.
Burst length. This 8-bit register holds a value extending from 0 to 255 PCK
cycles.
Color back porch length. This 8-bit register holds a value extending from 0 to
255 PCK cycles.
Extended color back porch 8 LSBs. This 8-bit register holds the LSBs of a
10-bit value extending from 0 to 1023 PCK cycles. The two MSBs are located in
control register 18.
Active video 8 LSBs. This 8-bit register holds the LSBs of a 10-bit value
extending from 0 to 1023 PCK cycles. The two MSBs are located in control
register 18.
Active video start 8 LSBs. This 8-bit register holds the LSBs of a 10-bit value
which is the initial half active video length extending from 0 to 1023 PCK cycles.
The two MSBs are located in control register 18.
Active video end 8 LSBs This 8-bit register holds the LSBs of a 10-bit value
which is the end half active video length extending from 0 to 1023 PCK cycles.
The two MSBs are located in control register 18.
11
7-0
BR
12
7-0
BU
13
7-0
CBP
14
7-0
XBP
15
7-0
VA
16
7-0
VC
17
7-0
VB
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMC22091 | Digital Video Encoders(數(shù)字視頻編碼器) |
| TMC22191 | Digital Video Encoders(數(shù)字視頻編碼器) |
| TMC2242A | Digital Half-Band Interpolating/Decimating Filter 12-bit In/16-bit Out, 60 MHz |
| TMC2242BKTC | Digital Half-Band Interpolating/Decimating Filter 12-bit In/16-bit Out, 60 MHz |
| TMC2242BKTC1 | Digital Half-Band Interpolating/Decimating Filter 12-bit In/16-bit Out, 60 MHz |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMC22191R0CT | 功能描述:視頻 IC D/V Encoder Layering Engine RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| TMC222 | 制造商:Trinamic 功能描述:IC SM WITH I2C INTERFACE |
| TMC2220G8A | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| TMC2220G8C | 制造商:Fairchild Semiconductor Corporation 功能描述:CONTROLLER: OTHER |
| TMC2220G8C1 | 制造商:QP Semiconductor 功能描述:FSC DIE D2220 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。