- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98259 > TLV5621IDRG4 (TEXAS INSTRUMENTS INC) SERIAL INPUT LOADING, 75 us SETTLING TIME, 8-BIT DAC, PDSO14 PDF資料下載
參數(shù)資料
| 型號： | TLV5621IDRG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | DAC |
| 英文描述： | SERIAL INPUT LOADING, 75 us SETTLING TIME, 8-BIT DAC, PDSO14 |
| 封裝： | GREEN, PLASTIC, SOIC-14 |
| 文件頁數(shù)： | 17/19頁 |
| 文件大小： | 321K |
| 代理商： | TLV5621IDRG4 |
TLV5621I
LOW-POWER QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTER
SLAS138B – APRIL 1996 – REVISED FEBRUARY 1997
7
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
control register
The control register contains ten active bits. Four bits are range select bits as on the TLC5620. The register also
contains a software shutdown bit (ACT) and four shutdown inhibit bits (SIA, SIB, SIC, SID). The shutdown inhibit
bits act on each DAC (DACA through DACD). The mode select bit is used to change between single and double
buffered modes. The bits in the control register are listed in Table 2.
Table 2. Control Register Bits
BIT
FUNCTION
MODE
Selection bit for type of interface (see data interface section)
RNG A
Range select bit for DACA, 0 =
1, 1 = 2
RNG B
Range select bit for DACB, 0 =
1, 1 = 2
RNG C
Range select bit for DACC, 0 =
1, 1 = 2
RNG D
Range select bit for DACD, 0 =
1, 1 = 2
SIA
Shutdown inhibit bit for DACA
SIB
Shutdown inhibit bit for DACB
SIC
Shutdown inhibit bit for DACC
SID
Shutdown inhibit bit for DACD
ACT
Software shutdown bit
The SIx bits inhibit the actions of the shutdown bits as shown in Table 3. When the ACT bit is 1 or the HWACT
signal is high (active), the inhibit bits act as enable bits in inverse logic terms. The ACT software shutdown bit
and HWACT (asynchronously acting hardware terminal) are logically ORed together.
This configuration allows any combination of DACs to be shut down to save power.
Table 3. Shutdown Inhibit Bits and HWACT Signal
SIx
ACT
HWACT
DACx STATUS
0
L
Shutdown (see Note 1)
0
H
Shutdown
0
1
L
Shutdown
0
1
H
Active (see Note 1)
1
0
L
Active
1
0
H
Active
1
L
Active
1
H
Active
NOTE 1: Sense of HWACT terminal and ACT bit were changed from early
versions of this specification.
The values of the input address select bits, A0 and A1, and the updated DAC are listed in Table 4.
Table 4. Serial Input Decode
INPUT ADDRESS SELECT BITS
DAC UPDATED
A1
A0
DAC UPDATED
0
DACA
0
1
DACB
1
0
DACC
1
DACD
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV5621IN | QUAD, SERIAL INPUT LOADING, 75 us SETTLING TIME, 8-BIT DAC, PDIP14 |
| TLV5623CDG4 | SERIAL INPUT LOADING, 9 us SETTLING TIME, 8-BIT DAC, PDSO8 |
| TLV5623CDGKG4 | SERIAL INPUT LOADING, 9 us SETTLING TIME, 8-BIT DAC, PDSO8 |
| TLV5623CD | SERIAL INPUT LOADING, 9 us SETTLING TIME, 8-BIT DAC, PDSO8 |
| TLV5623CDGKR | SERIAL INPUT LOADING, 9 us SETTLING TIME, 8-BIT DAC, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLV5623 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7 V TO 5.5 V LOW POWER 8-BIT DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN |
| TLV5623C | 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7 V TO 5.5 V LOW POWER 8-BIT DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN |
| TLV5623CD | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 8bit DAC Serial RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TLV5623CD | 制造商:Texas Instruments 功能描述:Digital-Analog Converter IC Interface Ty |
| TLV5623CDG4 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 8-Bit 3 us DAC Serial Input RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。