
PARAMETER
UNIT
3
–
5
3.6 Switching Characteristics
TL34075-66, TLC34075-85
TLC34075-66
MIN
TYP
TLC34075-85
MIN
TYP
MAX
MAX
SCLK frequency (see Note 5)
VCLK frequency
Enable time, RD low to D<0:7> valid
Disable time, RD high to D<0:7> disabled
Valid time, D<0:7> valid after RD high
Propagation delay, SFLAG/NFLAG
↑
to SCLK
high (see Note 6)
Delay time, RD low to D<0:7> starting to turn
on
Delay time, selected input clock high/low to
DOTCLK (internal signal) high/low
Delay time, DOTCLK high/low to VCLK
high/low
Delay time, VCLK high/low to SCLK high/low
Delay time, DOTCLK high/low to SCLK
high/low
Delay time, DOTCLK high to IOR/IOG/IOB
active (analog output delay time) (seeNote7)
Analog output settling
time(seeNote 8)
Delay time, DOTCLK high to HSYNCOUT and
VSYNCOUT valid
Pulse duration, SCLK high (see Note 6)
Analog output rise time (see Note 9)
Analog output skew
NOTES: 5. SCLK can drive an output capacitive load up to 60 pF. The worst-case transition time between the 10% and
90% levels is less than 4 ns.
6. This parameter applies when the split shift register transfer (SSRT) function is enabled. See Section 2.9.1
for details.
7. Measured from the 90% point of the rising edge of DOTCLK to 50% of the full-scale transition.
8. Measured from the 50% point of the full-scale transition to the point at which the output has settled, within
±
1 LSB (settling time does not include clock and data feedthrough).
9. Measured between 10% and 90% of the full-scale transition.
66
66
40
17
85
85
40
17
MHz
MHz
ns
ns
ns
ten1
tdis1
tv1
5
5
tPLH1
0
20
0
20
ns
td1
5
5
ns
td2
7
7
ns
td3
6
6
ns
td4
0
5
0
5
ns
td5
8
8
ns
td6
20
20
ns
td7
8
8
ns
td8
5
5
ns
tw6
tr
15
55
15
55
ns
ns
ns
2
2
0
2
0
2