- 您現(xiàn)在的位置：買賣IC網 > PDF目錄383954 > TLC320AD535I (Texas Instruments, Inc.) DUAL CHANNEL VOICE/DATA CODEC PDF資料下載
參數資料
| 型號： | TLC320AD535I |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | Codec |
| 英文描述： | DUAL CHANNEL VOICE/DATA CODEC |
| 中文描述： | 雙通道語音/數據編解碼器 |
| 文件頁數： | 22/84頁 |
| 文件大?。?/td> | 447K |
| 代理商： | TLC320AD535I |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
2–7
2.8.2
Master/slave operational detail is summarized in the following notes:
Notes on TLC320AC01/02 AIC Master-Slave Operation
1.
The slave devices can be programmed independently of the master as long as the clock divide
register numbers are not changed. The gain settings, for example, can be changed
independently.
2.
The method that is used to program a slave independently is to request a secondary
communication of the master and all slaves and ripple the delayed frame sync to the desired slave
device to be programmed.
3.
Secondary frame syncs must be requested for all devices in the system or none. This is required
so that the master generates secondary frames for the slaves and allows the slaves to know that
the second frame syncs they receive are secondary frame syncs. Each device in the system must
receive a secondary frame request in its corresponding primary frame sync period (11 in the last
2 LSBs).
4.
Calculation of the sampling frequency in terms of the master clock and the shift clock and the
respective register ratios is (see equations 4–6):
FCLK
B register value
Sampling frequency
f
s
f(MCLK)
2 (A register value)
(B register value)
(4)
Therefore,
f(MCLK)
f
s
2
(A register value)
(B register value)
(5)
and in terms of the shift clock frequency, since
(6)
f(SCLK)
f
s
(A register value)
(B register value)
2
Number of SCLK periods
Sampling period
f(MCLK)
4
f(SCLK)
then
5.
The minimum number of shift clocks between falling edges of any two frame syncs is 18 because
the frame sync delay register minimum number is 18.
When a secondary communication is requested by the host, the master secondary frame sync
begins at the middle of the sampling period (followed by the slave secondary frame syncs), so all
primary frame sync intervals (master and slave) must occur within one-half the sampling time.
相關PDF資料 |
PDF描述 |
|---|---|
| TLC320AC02I | Single-Supply Analog Interface Circuit |
| TLC320AD50IPT | SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION |
| TLC320AD50(中文) | Sigma-Delta Analog Interface Circuit With Master-Slave Function(Sigma-Delta 模擬接口具主從功能) |
| TLC34075A-110 | Color-Palette(110MHz,視頻接口調色器) |
| TLC34075A-135 | Color-Palette(135MHz,視頻接口調色器) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TLC320AD535IPM | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| TLC320AD535PM | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| TLC320AD545-EVM | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TLC320AD545IPT | 功能描述:接口—CODEC Sngl Ch W/Hybrid Op Amps & Speaker Drvr RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數量:2 DAC 數量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLC320AD545IPTG4 | 功能描述:接口—CODEC Sngl Ch W/Hybrid Op Amps & Speaker Drvr RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數量:2 DAC 數量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。