- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383954 > TLC320AD535I (Texas Instruments, Inc.) DUAL CHANNEL VOICE/DATA CODEC PDF資料下載
參數(shù)資料
| 型號： | TLC320AD535I |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | Codec |
| 英文描述： | DUAL CHANNEL VOICE/DATA CODEC |
| 中文描述： | 雙通道語音/數(shù)據(jù)編解碼器 |
| 文件頁數(shù)： | 15/84頁 |
| 文件大?。?/td> | 447K |
| 代理商： | TLC320AD535I |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
1–8
1.5
There are nine data registers that are used as follows:
Register Functional Summary
Register 0
The No-op register. The 0 address allows phase adjustments to be made without
reprogramming a data register.
Register 1
The A register controls the count of the A counter.
Register 2
The B register controls the count of the B counter.
Register 3
The A
′
register controls the phase adjustment of the sampling period. The adjustment is
equal to the register value multiplied by the input master period.
Register 4
The amplifier gain register controls the gains of the input, output, and monitor amplifiers.
Register 5
The analog configuration register controls:
The addition/deletion of the high-pass filter to the ADC signal path
The enable/disable of the analog loopback
The selection of the regular inputs or auxiliary inputs
The function that allows processing of signals that are the sum of the regular inputs and
the auxiliary inputs (V
IN
+ V
AUX IN
)
The digital configuration register controls:
Register 6
Selection of the free-run function
FSD [frame-synchronization (sync) delay] output enable/disable
Selection of 16-bit function
Forcing secondary communications
Software reset
Software power down
Register 7
The frame-sync delay register controls the time delay between the master-device frame
sync and slave-device frame sync. Register 7 must be the last register programmed when
using slave devices since all register data is latched and valid on the sixteenth falling edge
of SCLK. On the sixteenth falling edge of SCLK, all delayed frame-sync intervals are shifted
by this programmed amount.
Register 8
The frame-sync number register informs the master device of the number of slaves that are
connected in the chain. The frame-sync number is equal to the number of slaves plus one.
相關PDF資料 |
PDF描述 |
|---|---|
| TLC320AC02I | Single-Supply Analog Interface Circuit |
| TLC320AD50IPT | SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION |
| TLC320AD50(中文) | Sigma-Delta Analog Interface Circuit With Master-Slave Function(Sigma-Delta 模擬接口具主從功能) |
| TLC34075A-110 | Color-Palette(110MHz,視頻接口調(diào)色器) |
| TLC34075A-135 | Color-Palette(135MHz,視頻接口調(diào)色器) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TLC320AD535IPM | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| TLC320AD535PM | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| TLC320AD545-EVM | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TLC320AD545IPT | 功能描述:接口—CODEC Sngl Ch W/Hybrid Op Amps & Speaker Drvr RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLC320AD545IPTG4 | 功能描述:接口—CODEC Sngl Ch W/Hybrid Op Amps & Speaker Drvr RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。