參數(shù)資料
型號(hào)： THS8200PFPG4
廠商： TEXAS INSTRUMENTS INC
元件分類(lèi)： 消費(fèi)家電
英文描述： SPECIALTY CONSUMER CIRCUIT, PQFP80
封裝： GREEN, PLASTIC, HTQFP-80
文件頁(yè)數(shù)： 24/101頁(yè)
文件大?。?/td> 806K
代理商： THS8200PFPG4
4–14
f – Frequency – Rad
–4
–3
–2
–1
0
1
2
3
4
0.0
0.5
1.0
1.5
2.0
2.5
3.0
Magnitude
–
dB
MAGNITUDE
vs
FREQUENCY
Figure 4–14. IFIR Phase Response
Each of the two interpolation stages can be switched in or bypassed:
Register data_ifir12_bypass controls the 4:2:2 to 4:4:4 filter bank (these filters should be set active when
a 4:2:2 input mode is selected on DMAN).
Register data_ifir35_bypass controls the 1
× to 2× interpolation stage and can be set active for optional 2×
interpolation when an input format with pixel clock < 80 MSPS is present.
4.7
Display Timing Generator (DTG)
4.7.1
Overview of Functionality
THS8200 can generate dedicated Hsync/Vsync/FieldID video synchronization outputs, as well as a composite sync
inserted on either the G/Y or all analog output channels. Both types of output synchronization can be available
simultaneously and programmed independently. Synchronization patterns are fully programmable to accommodate
all standard VESA (PC graphics) and ATSC (DTV) formats as well as nonstandard formats.
For the purpose of output video timing generation, the device is configured in HDTV, SDTV or VESA mode
(dtg1_mode register). Depending on the selected DTG mode, a number of line types are available to generate the
full video frame format. The timing and position of horizontal and vertical syncs, the position of horizontal and vertical
blanking intervals, and the structure, position and width of equalization pulses, pre- and post-serration pulses within
the vertical blanking interval are user-programmable.
The DTG determines:
the frame format/field format (number of pixels/line, number of lines/field1, number of lines/field2, number
of fields/frame = 1 for progressive or 2 for interlaced formats) and its synchronization to the input data source
–
registers: dtg1_total_pixels, dtg1_linecnt, dtg1_frame_size, dtg1_field_size
in slave mode, whether HS_IN, VS_IN, FID (dedicated sync inputs) are used for input video synchronization
or video timing is extracted from embedded SAV/EAV codes, as well as the relative position of the video
frame with respect to these synchronization signals
–
registers: dtg2_embedded_timing, dtg2_hs_in_dly, dtg2_vs_in_dly
相關(guān)PDF資料
PDF描述
THS8210PFP SPECIALTY CONSUMER CIRCUIT, PQFP80
TK10840MCBX FM, AUDIO DEMODULATOR, PDSO20
TK10840MCMG FM, AUDIO DEMODULATOR, PDSO20
TK10840MCTL FM, AUDIO DEMODULATOR, PDSO20
TK10840MCTR FM, AUDIO DEMODULATOR, PDSO20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
THS8-38R-D 制造商:Thomas & Betts 功能描述:HEAT SHRINK RING 8AWG 3/8 STUD 制造商:Thomas & Betts 功能描述:CATAMOUNT CABLE TIES
THS8-516R-D 制造商:Thomas & Betts 功能描述:CATAMOUNT CABLE TIES
THS8-BS-W 制造商:Thomas & Betts 功能描述:HEAT SHRINK BUTT SPLICE 8AWG
THS9 制造商:Apex Tool Group 功能描述:HS-9 9/32 HEX NUTDRIVER
THS9000 制造商:TI 制造商全稱:Texas Instruments 功能描述:50 MHz to 400 MHz CASCADEABLE AMPLIFIER
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*