參數(shù)資料
型號(hào): THS8136IPHPR
廠商: TEXAS INSTRUMENTS INC
元件分類: DAC
英文描述: PARALLEL, WORD INPUT LOADING, 0.015 us SETTLING TIME, 10-BIT DAC, PQFP48
封裝: PLASTIC, TQFP-48
文件頁(yè)數(shù): 14/18頁(yè)
文件大?。?/td> 377K
代理商: THS8136IPHPR
www.ti.com
SLES236A – NOVEMBER 2008 – REVISED DECEMBER 2010
Blanking Generation
The BLANK control input forces the output amplitude on all channels to the blanking or reference level,
irrespective of the value on the data input ports. The output blanking level on each channel and its relation to
active video varies depending on the mode of operation. In generic DAC mode, the output blank level for each
DAC is at 0 V and corresponds to a DAC input code of 0. When sync insertion is enabled a 350-mV dc bias (RFS
selected for 700-mV output) is applied to provide room for bi-level sync insertion. When RGB sync insertion is
enabled, the output blank level of each DAC will be at 350 mV and will correspond to a DAC input code of 0. In
YPbPr video mode, the blank level of each DAC is 350 mV, but the AR and AB blank levels correspond to a DAC
input code of 512 to accommodate mid-level UV blank levels. A video to blank level amplitude ratio of 2:1 is
maintained for various RFS values, provided the maximum DAC output compliance is not exceeded.
Sync Generation
The SYNC and SYNC_T control inputs can be used to enable the superposition of a bi-level sync on the AG
DAC output. Correctly timed assertion of the SYNC input (active low) allows insertion of an analog composite
sync on the AG DAC output consisting of horizontal sync and vertical sync. The video to sync amplitude ratio is
7:3 providing a 300 mV sync tip, when FSADJ is selected to provide 700 mV full-scale graphics or video. This
7:3 video to sync amplitude ratio is maintained for various RFS values, provided the maximum DAC output
compliance is not exceeded. The SYNC-T input pin must be connected to DVSS (or logic low) to enable sync
insertion.
Device Configuration
The THS8136 operating mode is determined from the state of the SYNC, SYNC-T, M1, and M2 control terminals.
Generic DAC mode is easily selected by connecting SYNC and SYNC_T to DVDD (or logic high) and M1 and M2
to DVSS (logic low). To enable sync insertion, the SYNC_T terminal must be connected to DVSS (or logic low).
YPbPr video mode can be selected for support of mid-level PbPr blanking by connecting the sync control input to
both the SYNC and M2 input terminals. The M1 terminal must be connected to DVSS (logic 0) for all operating
modes. See Table 1 and Figure 4, Figure 5, and Figure 6 for additional information on configuring the THS8136.
Table 1. Table 1. Device Configuration
OPERATING MODE
M1
M2
SYNC_T
SYNC
DESCRIPTION
Sync insertion disabled. The blank level on all DAC outputs corresponds
Generic DAC
0
1
to 0-V and DAC input code 0.
DC bias and sync insertion enabled. The blank level on all DAC outputs
RGB Sync Insertion
0
SYNC
corresponds to DAC input code 0.
DC bias and sync insertion enabled. AB and AR mid-level blanking
YPbPr Sync Insertion
0
SYNC
0
SYNC
corresponds to DAC input code 512.
DAC Operation
The DAC output drivers generate a current with a drive level that can be user-modified by choosing an
appropriate resistor value RFS connected between the FSADJ terminal and AVSS (GND). All current source
amplitudes (graphics/video, blanking, and sync on AG) are derived from RFS and an internal voltage reference
such that the relative amplitudes of sync, blank, and graphics/video are always equal to their nominal
relationships. The relative amplitudes of these current drivers are maintained without regard to the value of RFS,
as long as the maximum current drive capability is not exceeded. Figure 3 shows the relationship between RFS
and the current drive level on each channel for full-range DAC input. The voltage compliance outputs in Figure 3
assume termination with a 37.5-
resistor. When sync insertion is enabled, an additional current source is
enabled providing a DC bias and head-room for negative sync insertion. A fixed RFS value of 3.8 k (RFS(nom)) is
suitable for most applications requiring 700-mV output levels.
Copyright 2008–2010, Texas Instruments Incorporated
5
Product Folder Link(s): THS8136
相關(guān)PDF資料
PDF描述
THS8136PHPR PARALLEL, WORD INPUT LOADING, 0.015 us SETTLING TIME, 10-BIT DAC, PQFP48
THS8136IPHPRQ1 PARALLEL, WORD INPUT LOADING, 0.015 us SETTLING TIME, 10-BIT DAC, PQFP48
THS8136IPHP PARALLEL, WORD INPUT LOADING, 0.015 us SETTLING TIME, 10-BIT DAC, PQFP48
THS8136PHP PARALLEL, WORD INPUT LOADING, 0.015 us SETTLING TIME, 10-BIT DAC, PQFP48
THS8200PFPG4 SPECIALTY CONSUMER CIRCUIT, PQFP80
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
THS8136PHP 功能描述:數(shù)字化視頻/模擬轉(zhuǎn)換器集成電路 Triple 10B 180MSPS Graphics & Video DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:3 輸出類型:Current 轉(zhuǎn)換速率:180 MSPs 分辨率:10 bit 接口類型:Parallel 電壓參考:Internal or External 積分非線性:- 2.5 LSB, 1.5 LSB 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:HTQFP 封裝:Tray
THS8136PHPR 功能描述:數(shù)字化視頻/模擬轉(zhuǎn)換器集成電路 Triple 10B 180MSPS Graphics & Video DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:3 輸出類型:Current 轉(zhuǎn)換速率:180 MSPs 分辨率:10 bit 接口類型:Parallel 電壓參考:Internal or External 積分非線性:- 2.5 LSB, 1.5 LSB 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:HTQFP 封裝:Tray
THS8-14R-D 制造商:Thomas & Betts 功能描述:CATAMOUNT CABLE TIES
THS8200 制造商:TI 制造商全稱:Texas Instruments 功能描述:ALL FORMAT OVERSAMPLED COMPONENT VIDEO/PC GRAPHICS D/A SYSTEM WITH THREE 11-BIT DACS,CGMS DATA INSERTION
THS8200-EP 制造商:TI 制造商全稱:Texas Instruments 功能描述:All-Format Oversampled Component Video/PC Graphics D/A System With Three 11-Bit DACs, CGMS Data Insertion