- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384975 > THS5641DW (Texas Instruments, Inc.) 8-BIT, 100 MSPS, CommsDACE DIGITAL-TO-ANALOG CONVERTER PDF資料下載
參數(shù)資料
| 型號： | THS5641DW |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 8-BIT, 100 MSPS, CommsDACE DIGITAL-TO-ANALOG CONVERTER |
| 中文描述： | 8位，100 MSPS的，CommsDACE數(shù)字模擬轉(zhuǎn)換器 |
| 文件頁數(shù)： | 3/28頁 |
| 文件大?。?/td> | 702K |
| 代理商： | THS5641DW |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
THS5641
8-BIT, 100 MSPS, CommsDAC
DIGITAL-TO-ANALOG CONVERTER
SLAS199A – MAY 1999 REVISED JUNE 1999
3
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Terminal Functions
TERMINAL
I/O
DESCRIPTION
NAME
AGND
NO.
20
I
Analog ground return for the internal analog circuitry
AVDD
BIASJ
24
I
Positive analog supply voltage (3 V to 5.5 V)
18
O
Full-scale output current bias
CLK
28
I
External clock input. Input data latched on rising edge of the clock.
Compensation and decoupling node, requires a 0.1
μ
F capacitor to AVDD.
Internal bias node, requires a 0.1
μ
F decoupling capacitor to AGND.
Data bits 0 through 7.
D7 is most significant data bit (MSB), D0 is least significant data bit (LSB).
COMP1
19
I
COMP2
23
I
D[7:0]
[1:8]
I
DGND
26
I
Digital ground return for the internal digital logic circuitry
DVDD
EXTIO
27
I
Positive digital supply voltage (3 V to 5.5 V)
17
I/O
Used as external reference input when internal reference is disabled (i.e., EXTLO = AVDD). Used as internal
reference output when EXTLO = AGND, requires a 0.1
μ
F decoupling capacitor to AGND when used as reference
output
EXTLO
16
O
Internal reference ground. Connect to AVDD to disable the internal reference source
DAC current output. Full scale when all input bits are set 1
IOUT1
22
O
IOUT2
21
O
Complementary DAC current output. Full scale when all input bits are 0
MODE
25
I
Mode select. Internal pulldown. Mode 0 is selected if this pin is left floating or connected to DGND. See
timing diagram.
NC
[9:14]
N
No connection
Asynchronous hardware power down input. Active High. Internal pulldown. Requires 5
μ
s to power down but 3 ms
to power up.
SLEEP
15
I
absolute maximum ratings over operating free-air temperature (unless otherwise noted)
Supply voltage range, AV
DD
(see Note 1)
–0.3 V to 6.5 V
–0.3 V to 6.5 V
–0.3 V to 0.5 V
–6.5 V to 6.5 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
CLK, SLEEP, MODE (see Note 2)
Digital input D7–D0 (see Note 2)
IOUT1, IOUT2 (see Note 1)
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
COMP1, COMP2 (see Note 1)
. . . . . . . . . . . . . . . . . . . . . . . . .
EXTIO, BIASJ (see Note 1)
. . . . . . . . . . . . . . . . . . . . . . . . . . . .
EXTLO (see Note 1)
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Peak input current (any input)
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Peak total input current (all inputs)
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Operating free-air temperature range, T
A
: THS5641I
Storage temperature range
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds
DV
DD
(see Note 2)
Voltage between AGND and DGND
Supply voltage range, AV
DD
to DV
DD
–0.3 V to DV
DD
+ 0.3 V
–0.3 V to DV
DD
+ 0.3 V
–1 V to AV
DD
+ 0.3 V
–0.3 V to AV
DD
+ 0.3 V
–0.3 V to AV
DD
+ 0.3 V
–0.3 V to 0.3 V
. . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . .
20 mA
–30 mA
–40
°
C to 85
°
C
–65
°
C to 150
°
C
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
260
°
C
. . . . . . . . . . . . . . . . . . . . . . . . . . . .
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES:
1. Measured with respect to AGND.
2. Measured with respect to DGND.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| THS5641PW | 8-BIT, 100 MSPS, CommsDACE DIGITAL-TO-ANALOG CONVERTER |
| THS6007 | Dual Differential Line Drivers and Low-Power Receivers |
| THS6007CPWP | DUAL DIFFERENTIAL LINE DRIVERS AND LOW-POWER RECEIVERS |
| THS6007IPWP | DUAL DIFFERENTIAL LINE DRIVERS AND LOW-POWER RECEIVERS |
| THS6042CD | 350 mA, 【12 V ADSL CPE LINE DRIVERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| THS5641EVM | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 THS5641 Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| THS5641IDW | 功能描述:IC 8-BIT 100MSPS D/A 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:CommsDAC™ 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:3,000 系列:nanoDAC™ 設(shè)置時間:80µs 位數(shù):18 數(shù)據(jù)接口:DSP，MICROWIRE?，QSPI?，串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-8 供應(yīng)商設(shè)備封裝:SOT-23-8 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極 采樣率（每秒）:- 產(chǎn)品目錄頁面:784 (CN2011-ZH PDF) 配用:EVAL-AD5680EBZ-ND - BOARD EVAL FOR AD5680 其它名稱:AD5680BRJZ-2REEL7TR |
| THS5641IPW | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| THS5641PW | 制造商:TI 制造商全稱:Texas Instruments 功能描述:8-BIT, 100 MSPS, CommsDACE DIGITAL-TO-ANALOG CONVERTER |
| THS5651 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:10-BIT, 100 MSPS, CommsDACE DIGITAL-TO-ANALOG CONVERTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。