參數(shù)資料
型號(hào)： THS5641DW
廠商： Texas Instruments, Inc.
英文描述： 8-BIT, 100 MSPS, CommsDACE DIGITAL-TO-ANALOG CONVERTER
中文描述： 8位，100 MSPS的，CommsDACE數(shù)字模擬轉(zhuǎn)換器
文件頁(yè)數(shù)： 13/28頁(yè)
文件大小： 702K
代理商： THS5641DW
THS5641
8-BIT, 100 MSPS, CommsDAC
DIGITAL-TO-ANALOG CONVERTER
SLAS199A – MAY 1999 REVISED JUNE 1999
13
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
APPLICATION INFORMATION
The THS5641 architecture is based on current steering, combining high update rates with low power
consumption. The CMOS device consists of a segmented array of PMOS transistor current sources, which are
capable of delivering a full-scale current up to 20 mA. High-speed differential current switches direct the current
of each current source to either one of the output nodes, IOUT1 or IOUT2. The complementary output currents
thus enable differential operation, canceling out common mode noise sources (on-chip and PCB noise), dc
offsets, even order distortion components, and increase signal output power by a factor of two. Major
advantages of the segmented architecture are minimum glitch energy, excellent DNL, and very good dynamic
performance. The DAC’s high output impedance of >300 k
and fast switching result in excellent dynamic
linearity (spurious free dynamic range SFDR).
The full-scale output current is set using an external resistor R
BIAS
in combination with an on-chip bandgap
voltage reference source (1.2 V) and control amplifier. The current I
BIAS
through resistor R
BIAS
is mirrored
internally to provide a full-scale output current equal to 32 times I
BIAS
. The full-scale current can be adjusted
from 20 mA down to 2 mA.
data interface and timing
The THS5641 comprises separate analog and digital supplies, i.e. AV
DD
and DV
DD
. The analog and digital
supply voltage can be set independently from 5.5 V down to 3 V. The THS5641 provides two operating modes,
as shown in Table 1. Mode 0 (mode pin connected to DGND) supports a straight binary input data word format,
whereas mode 1 (mode pin connected to DV
DD
) sets a twos complement input configuration.
Figure 23 shows the timing diagram. Internal edge-triggered flip-flops latch the input word on the rising edge
of the input clock. The THS5641 provides for minimum setup and hold times (> 1 ns), allowing for noncritical
external interface timing. Conversion latency is one clock cycle for both modes. The clock duty cycle can be
chosen arbitrarily under the timing constraints listed in the digital specifications table. However, a 50% duty cycle
will give optimum dynamic performance. Figure 24 shows a schematic of the equivalent digital inputs of the
THS5641, valid for pins D7–D0, SLEEP, and CLK. The digital inputs are CMOS-compatible with logic thresholds
of DV
DD
/2
±
20%. Since the THS5641 is capable of being updated up to 100 MSPS, the quality of the clock and
data input signals are important in achieving the optimum performance. The drivers of the digital data interface
circuitry should be specified to meet the minimum setup and hold times of the THS5641, as well as its required
min/max input logic level thresholds. Typically, the selection of the slowest logic family that satisfies the above
conditions will result in the lowest data feed-through and noise. Additionally, operating the THS5641 with
reduced logic swings and a corresponding digital supply (DV
DD
) will reduce data feed-through. Note that the
update rate is limited to 67 MSPS for a digital supply voltage DV
DD
of 3 V to 3.6 V.
相關(guān)PDF資料
PDF描述
THS5641PW 8-BIT, 100 MSPS, CommsDACE DIGITAL-TO-ANALOG CONVERTER
THS6007 Dual Differential Line Drivers and Low-Power Receivers
THS6007CPWP DUAL DIFFERENTIAL LINE DRIVERS AND LOW-POWER RECEIVERS
THS6007IPWP DUAL DIFFERENTIAL LINE DRIVERS AND LOW-POWER RECEIVERS
THS6042CD 350 mA, 【12 V ADSL CPE LINE DRIVERS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
THS5641EVM 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 THS5641 Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評(píng)估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
THS5641IDW 功能描述:IC 8-BIT 100MSPS D/A 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:CommsDAC™ 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:3,000 系列:nanoDAC™ 設(shè)置時(shí)間:80µs 位數(shù):18 數(shù)據(jù)接口:DSP，MICROWIRE?，QSPI?，串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-8 供應(yīng)商設(shè)備封裝:SOT-23-8 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極 采樣率（每秒）:- 產(chǎn)品目錄頁(yè)面:784 (CN2011-ZH PDF) 配用:EVAL-AD5680EBZ-ND - BOARD EVAL FOR AD5680 其它名稱:AD5680BRJZ-2REEL7TR
THS5641IPW 制造商:Rochester Electronics LLC 功能描述:- Bulk
THS5641PW 制造商:TI 制造商全稱:Texas Instruments 功能描述:8-BIT, 100 MSPS, CommsDACE DIGITAL-TO-ANALOG CONVERTER
THS5651 制造商:TI 制造商全稱:Texas Instruments 功能描述:10-BIT, 100 MSPS, CommsDACE DIGITAL-TO-ANALOG CONVERTER
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*