參數(shù)資料
型號: THS1206QDAR
廠商: TEXAS INSTRUMENTS INC
元件分類: ADC
英文描述: 4-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32
封裝: PLASTIC, TSSOP-32
文件頁數(shù): 21/43頁
文件大?。?/td> 722K
代理商: THS1206QDAR
THS1206
SLAS217H – MAY 1999 – REVISED JULY 2003#
www.ti.com
28
FIFO TRIGGER LEVEL
Bit 2 and bit 3 (TRIG1, TRIG0) of control register 1 are used to set the trigger level of the FIFO (see Table 13). If the trigger
level is reached, the DATA_AV (data available) signal becomes active according to the setting of the signal DATA_AV to
indicate to the processor that the ADC values can be read.
Table 13 shows four different programmable trigger levels for each configuration. The FIFO trigger level, which can be
selected, is dependent on the number of input channels. Both, a differential or a single-ended input is considered as one
channel. The processor therefore always reads the data from the FIFO in the same order and is able to distinguish between
the channels.
Table 13. FIFO Trigger Level
BIT 3
TRIG1
BIT 2
TRIG0
TRIGGER LEVEL
FOR 1 CHANNEL
(ADC values)
TRIGGER LEVEL
FOR 2 CHANNELS
(ADC values)
TRIGGER LEVEL
FOR 3 CHANNEL
(ADC values)
TRIGGER LEVEL
FOR 4 CHANNELS
(ADC values)
0
01
02
03
04
0
1
04
06
08
1
0
08
09
12
1
14
12
Reserved
TIMING AND SIGNAL DESCRIPTION OF THE THS1206
The reading from the THS1206 and writing to the THS1206 is performed by using the chip select inputs (CS0, CS1), the
write input WR and the read input RD. The write input is configurable to a combined read/write input (R/W). This is desired
in cases where the connected processor consists of a combined read/write output signal (R/W). The two chip select inputs
can be used to interface easily to a processor.
Reading from the THS1206 takes place by an internal RDint signal, which is generated from the logical combination of the
external signals CS0, CS1 and RD (see Figure 35). This signal is then used to strobe the words out of the FIFO and to
enable the output buffers. The last external signal (either CS0, CS1 or RD) to become valid will make RDint active while
the write input (WR) is inactive. The first of those external signals going to its inactive state then deactivates RDint again.
Writing to the THS1206 takes place by an internal WRint signal, which is generated from the logical combination of the
external signals CS0, CS1 and WR. This signal is then used to strobe the control words into the control registers 0 and
1. The last external signal (either CS0, CS1 or WR) to become valid makes WRint active while the read input (RD) is inactive.
The first of those external signals going to its inactive state then deactivates WRint again.
Read Enable
Write Enable
Control/Data
Registers
CS0
CS1
RD
WR
Data Bits
Figure 35. Logical Combination of CS0, CS1, RD, and WR
相關(guān)PDF資料
PDF描述
THS1206MDAREP 4-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32
THS1206MDA 4-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32
THS1207CDA 4-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32
THS1207IDA 4-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32
THS1207CDAR 4-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
THS1207 制造商:TI 制造商全稱:Texas Instruments 功能描述:12 bit 4 ANALOG INPUT 6 MSPS SIMULTANEOUS SAMPLING
THS1207CDA 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-Bit 6MSPS Simult Sampling Quad Ch RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
THS1207CDAG4 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-Bit 6MSPS Simult Sampling Quad Ch RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
THS1207CDAR 制造商:Rochester Electronics LLC 功能描述: 制造商:Texas Instruments 功能描述:
THS1207EVM 制造商:Texas Instruments 功能描述:THS1207 ANALOG TO DIGITAL CONVERTER EVM - Bulk