1997 Feb 12
27
Philips Semiconductors
Preliminary specication
In Car Entertainment (ICE) car radio
TEA6820T; TEA6822T
I2C-BUS AND I2C-BUS CONTROLLED FUNCTIONS
I2C-bus specication
The standard I2C-bus specification is expanded by the
following definitions.
Structure of the I2C-bus logic: slave transceiver with auto
increment and expansion to switch a direct transfer of all
transmissions to an output for the radio front-end IC
(TEA6810T respectively TEA6811T).
Subaddresses are not used.
DATA TRANSFER FOR THE TEA6820T AND THE TEA6822T
Data sequence:
Address
Byte 1
Byte 2.
The data transfer maybe in this order only. The transfer
direction of the data bytes is defined by the LSB of the
address.
The data becomes valid at the output of the internal
latches with the acknowledge of each byte. A STOP
condition after any byte can shorten transmission times.
When writing to the transceiver by using the STOP
condition before completion of the whole transfer:
The remaining bytes will contain the old information
If the transfer of a byte was not completed, this byte is
lost and the previous information is available.
DATA TRANSFER TO AN OUTPUT OF THE FRONT-END IC
A data bit in the transceiver of the TEA6820T or TEA6822T
enables or disables a direct transfer of all transmissions to
an interface stage for the front-end IC.
For a transmission to the front-end IC the address and the
data format of the front-end IC has to be used.
Remark: the pull-up resistors for the front-end interface
(pins 6 and 7) should not be connected to the 5 V supply
voltage of the front-end IC, otherwise a bus pull-down
(pin 53) can occur during switching off the front-end supply
when the interface stage is enabled.
DATA TRANSFER TO THE IF IC
Data transfer to the IF IC (TEA6820T or TEA6822T) is
independent of the state of interface stage for the front-end
IC.
Table 1
Structure of the I2C-bus
Table 2
Data to be received by the IC for data byte 1
Table 3
Reference frequency setting in data byte 1;
see Table 1
DESCRIPTION
SPECIFICATION
Bus address of the
TEA6820T and the
TEA6822T
1100001X
Subaddress
not used
Hardware (pin)
programmable
address bits
not available
Default settings by
power-on reset
data byte 1 bits 4 to 7 are set to
logic ‘0’; all other bits are random
BIT
DESCRIPTION
RESULT
0
switch for mono
bit0=1
switch for stereo
bit0=0
1
LSB reference frequency for
synthesizer
2
reference frequency for
synthesizer
3
MSB reference frequency for
synthesizer
4
tuning mute off
bit4=1
tuning mute on
bit4=0
5
SDS/SDR hold off
bit5=1
SDS/SDR hold on
bit5=0
6
radio mute off
bit6=1
radio mute on
bit6=0
7I2C-bus to front-end ENABLED
bit7=1
I2C-bus to front-end DISABLED
bit7=0
BIT 3
BIT 2
BIT 1
FREQUENCY SETTING
0
3 kHz
0
1
5 kHz
0
1
0
10 kHz
0
1
15 kHz
1
0
25 kHz
1
0
1
50 kHz
1
0
not dened
1
not dened