- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383993 > TE28F200CV-T80 (INTEL CORP) 2-MBIT SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY PDF資料下載
參數(shù)資料
| 型號： | TE28F200CV-T80 |
| 廠商： | INTEL CORP |
| 元件分類： | DRAM |
| 英文描述： | 2-MBIT SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| 中文描述： | 256K X 8 FLASH 5V PROM, 110 ns, PDSO48 |
| 封裝： | 12 X 20 MM, TSOP-48 |
| 文件頁數(shù)： | 17/55頁 |
| 文件大?。?/td> | 638K |
| 代理商： | TE28F200CV-T80 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
E
2-MBIT SmartVoltage BOOT BLOCK FAMILY
17
SEE NEW DESIGN RECOMMENDATIONS
3.2.2
INTELLIGENT IDENTIFIERS
To read the manufacturer and device codes, the
device must be in intelligent identifier read mode,
which can be reached using two methods: by
writing the Intelligent Identifier command (90H) or
by taking the A
9
pin to V
ID
. Once in intelligent
identifier read mode, A
0
= 0 outputs the manu-
facturer’s identification code and A
0
= 1 outputs the
device code. In byte-wide mode, only the lower byte
of the above signatures is read (DQ
15
/A
–1
is a
“don’t care” in this mode). See Table 5 for product
signatures. To return to read array mode, write a
Read Array command (FFH).
Table 5. Intelligent Identifier Table
Product
Mfr. ID
Device ID
-T
(Top Boot)
-B
(Bottom Boot)
28F200
0089 H
2274 H
2275 H
28F002
89 H
7C H
7D H
3.3
Write Operations
3.3.1
COMMAND USER INTERFACE (CUI)
The Command User Interface (CUI) is the interface
between the microprocessor and the internal chip
controller. Commands are written to the CUI using
standard
microprocessor
available commands are Read Array, Read
Intelligent Identifier, Read Status Register, Clear
Status Register, Erase and Program (summarized
in Tables 6 and 7). The three read modes are read
array, intelligent identifier read, and status register
read. For Program or Erase commands, the CUI
informs the Write State Machine (WSM) that a
program or erase has been requested. During the
execution of a Program command, the WSM will
control the programming sequences and the CUI
will
only respond to status reads. During an erase
cycle, the CUI will
respond to status reads and
erase suspend. After the WSM has completed its
task, it will set the WSM Status bit to a “1” (ready),
which indicates that the CUI can respond to its full
command set. Note that after the WSM has
returned control to the CUI, the CUI will stay in the
current command state until it receives another
command.
write
timings.
The
3.3.1.1
Command Function Description
Device operations are selected by writing specific
commands into the CUI. Tables 6 and
7
define the
available commands.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TE28F200CVT80 | 2-MBIT SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| TE28F800B3T110 | SMART 3 ADVANCED BOOT BLOCK 4-, 8-, 16-, 32-MBIT FLASH MEMORY FAMILY |
| TE28F800CEB120 | 8-MBIT (512K X 16, 1024K X 8) SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| TE28F800C3 | IC, DIGITAL, 1 GATE SCHMITT-TRIGGER, INVERTER, CMOS, 1.65-5.5V, 4.6NS, SC-70-5, |
| TE28F200BV-T80 | POWERLINE: RP40-S_D_TG - 2:1 Wide Input Voltage Range- 40 Watts Output Power- 1.6kVDC Isolation- Fixed Operating Frequency- Six-Sided Continuous Shield- Design Meet Safety Standard- International Safety Standard Approvals- Standard 50.8 x50.8x10.2mm Package- Efficiency to 90% |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TE28F256J3A-110 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel StrataFlash Memory (J3) |
| TE28F256J3A-115 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel StrataFlash Memory (J3) |
| TE28F256J3A-120 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel StrataFlash Memory (J3) |
| TE28F256J3A-125 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel StrataFlash Memory (J3) |
| TE28F256J3A-150 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel StrataFlash Memory (J3) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。