- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98201 > TDA8754HL/25 (NXP SEMICONDUCTORS) 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP144 PDF資料下載
參數(shù)資料
| 型號： | TDA8754HL/25 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | ADC |
| 英文描述： | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP144 |
| 封裝： | 20 X 20 MM, 1.40 MM HEIGHT, LOW PROFILE, PLASTIC, SOT-486-1, QFP-144 |
| 文件頁數(shù)： | 23/57頁 |
| 文件大小： | 251K |
| 代理商： | TDA8754HL/25 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁
2003 Sep 30
3
Philips Semiconductors
Preliminary specication
Triple 8-bit video ADC up to 270 Msps
TDA8754
1
FEATURES
3.3 V power supply
Triple 8-bit ADC
Analog sampling rate from 12 up to 270 Msps
Maximum data rate:
– Single port mode: 140 MHz
– Dual port mode: 270 MHz
– 3.3 V LV-TTL outputs.
PLL control via I2C-bus:
– Low PLL drift with temperature (2 phase steps
maximum)
– PLL generates the ADC sampling clock which can be
locked on the line frequency from 15 to 150 kHz
– Integrated PLL divider
– Programmable phase clock adjustment cells.
Three clamp circuits for programming a clamp code
from
24 to +136 by steps of 1 LSB (mid-scale clamping
for YUV signal)
Internal generation of clamp signal
Three independent blanking functions
Input:
– 410 MHz analog bandwidth
– Two independent analog inputs selectable via
I2C-bus
– Analog input from 0.5 to 1 V (p-p) to produce a
full-scale ADC input of 1 V (p-p)
– Three controllable amplifiers: gain control via I2C-bus
to produce full-scale peak-to-peak output with a half
LSB resolution.
Synchronisation:
– Frame and field detection for interlaced video signal
– Parasite synchronization pulse detection and
suppression
– Sync processing for composite sync, 3-level sync and
sync-on-green signals
– Polarity and activity detection.
IC control via I2C-bus serial interface
Power-down mode.
2
APPLICATIONS
RGB/YUV high-speed digitizing
LCD panels drive
LCD projection system
New TV concept.
3
GENERAL DESCRIPTION
The TDA8754 is a complete triple 8-bit ADC with an
integrated PLL running up to 270 Msps and analog
preprocessing functions (clamp and PGA) optimized for
capturing RGB/YUV graphic signals.
The PLL generates a pixel clock from inputs HSYNC and
COAST.
The TDA8754 offers full sync processing for
sync-on-green applications. A clamp signal may be
generated internally or provided externally.
The clamp levels, gains and other settings are controlled
via the I2C-bus interface.
This IC supports display resolutions up to QXGA
(2048
× 1536) at 85 Hz.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TDA8755-T | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32 |
| TDA8755TD-T | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32 |
| TDA8755TD | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32 |
| TDA8757AHL/17 | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP144 |
| TDA8757AHL/21 | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP144 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TDA8754HL27BE-S | 功能描述:視頻模擬/數(shù)字化轉(zhuǎn)換器集成電路 3X8 BIT VIDEO A/D-270 MSPS RoHS:否 制造商:Texas Instruments 輸入信號類型:Differential 轉(zhuǎn)換器數(shù)量:1 ADC 輸入端數(shù)量:4 轉(zhuǎn)換速率:3 Gbps 分辨率:8 bit 結(jié)構(gòu): 輸入電壓:3.3 V 接口類型:SPI 信噪比: 電壓參考: 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TCSP-48 封裝:Reel |
| TDA8755 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:YUV 8-bit video low-power analog-to-digital interface |
| TDA8755T | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:YUV 8-bit video low-power analog-to-digital interface |
| TDA8755TD-T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TV/Video Signal Processor |
| TDA8757 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Triple 8-bit ADC 170 Msps |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。